Current position: Home > SiteMap Index > Index 2 > Page 408
Index "2"

2SK3635-Z-E1

Delay Time Range: 3.7 s to 20 h RC Oscillator Determines Timing Characteristics Relay Driver with Z-diode Debounced Input for Toggle Switch Two Debounced Inputs: ON and OFF Load-dump Protection RF Interference Protected Protection According to ISO/TR7637-1 (VDE 0839) Inputs Switched to VBatt

2SK3638

Vendor:NEC Package Cooled:SOT-252 D/C:09+

Collector-Emitter Voltage (R BE 0 Ω) Collector-Emitter Voltage (V BE = 0) Collector-Emitter Voltage Emitter-Base Voltage (I C = 0) Collector Current Collector Peak Current (t p < 5 ms) Collector Peak Current non Repetitive Base Current Base Peak Current (t p < 5 ms) Total Dissipation at T c = 25 o C Storage Temperature Max. Operating Junction Temperature

2SK3638-ZK

Vendor:NECPackage Cooled:TO-252D/C:`06+(pb-free)

FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems2. A critical component is any component of a life support which, (a) are intended for surgical implant into the body,device or system whose failure to per...

2SK3639-ZK-E1/JM

Vendor:availPackage Cooled:NECD/C:04+

2.7 V to 3.6 V power supply 5 V tolerant digital inputs 24-bit data path Selectable control: via L3-bus or I2C-bus microcontroller interface Supports sample frequency ranges for: x Audio ADC: fs = 16 kHz to 100 kHz x Voice ADC: fs = 7 kHz to 50 kHz x Audio DAC: fs = 16 kHz to 200 kHz Separate power control for ADC and DAC ADC plus integrated high-pass filter to cancel DC offset Integrated ...

2SK364

Vendor:TOSHIBAPackage Cooled:N/AD/C:N/A

63 powerful instructions Up to 1ms instruction cycle with 4MHz system clock at VDD=5V All instructions in 1 or 2 machine cycles 16-bit table read instructions 8-level subroutine nesting Bit manipulation instructions Built-in 8-bit D/A converter HT99C810/HT99C811: 40-pin DIP/48-pin SSOP package HT99C811C: 40-pin CERDIP window package

2SK3640

Vendor:FUJIPackage Cooled:TO

The filter response is flat to within 0.014 dB up to 0.21fs (e.g. 5.75MHz at a 27MHz clock rate), with stopband attenu- ation greater than 56dB above 0.29fs. Symmetric-coefficient filters such as the 2SK3640 always have linear phase response. Half-band response is -6 dB.

2SK3640-ZK

Vendor:NECPackage Cooled:TO-252D/C:`06+(pb-free)

OPEN DRAIN SERIAL DATABUS OUTPUT (SDA) Output Low Voltage, VOL High Level Output Leakage Current, IOH SERIAL BUS DIGITAL INPUTS (SCL, SDA) Input High Voltage, VIH Input Low Voltage, VIL Hysteresis DIGITAL INPUT LOGIC LEVELS (ADD, CI, FAN 0 to 7, GPIO 0 to 16)7, 8 Input High Voltage, VIH Input Low Voltage, VIL Hysteresis (Fan 0 to 7) RESETMAIN, RESETSTBY RESETMAIN Threshold RESETSBY Thresh...

2SK3641

Vendor:FUJIPackage Cooled:TO

Available in the Texas Instruments NanoStar™ and NanoFree™ Packages Low Static-Power Consumption (ICC = 0.9 µA Max) Low Dynamic-Power Consumption (Cpd = 1 pF Typ at 3.3 V) Low Input Capacitance (Ci = 1.5 pF Typ) Low Noise C Overshoot and Undershoot <10% of VCC Ioff Supports Partial-Power-Down Mode Operation Input Hysteresis Allows Slow Input Transition and Better Switching Noise Imm...

2SK3641-ZK

Vendor:NECPackage Cooled:TO-252D/C:`06+(pb-free)

Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A8 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A8 LOW) or all banks (A8 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The ...

2SK3642

Vendor:NECPackage Cooled:TO-252D/C:08+

Host HCI Transport (3-Wire UART) To reduce the number of signals and to increase the reliability of the HCI UART interface, a 3-wire UART protocol is available in the SiW3500. The protocol is compliant with the Bluetooth specification H:5 transport and backwards compatible with the BCSP 3-wire UART protocol. Selection between H:4 UART, H:5 UART, and BCSP UART is done automatically by the SiW3500.

2SK3643

Vendor:FUJIPackage Cooled:TO

NOTES 1Temperature range is as follows: B Version: C40C to +85C. 2Typical values are at 25C, unless otherwise stated. 3Guaranteed by design, not subject to production test. 4The digital switch contributes no propagation delay other than the RC delay of the typical R ON of the switch and the load capacitance when driven by an ideal voltage source. Since the time constant is much smaller than the rise/fal...

2SK3643

Vendor:FUJIPackage Cooled:TO

NOTES 1Temperature range is as follows: B Version: C40C to +85C. 2Typical values are at 25C, unless otherwise stated. 3Guaranteed by design, not subject to production test. 4The digital switch contributes no propagation delay other than the RC delay of the typical R ON of the switch and the load capacitance when driven by an ideal voltage source. Since the time constant is much smaller than the rise/fal...

2SK3645

Vendor:FUJIPackage Cooled:TO220F

Note 1: TA=25C unless otherwise specified. Note 2: ESD applied to input and output pins with respect to GND, one at a time. Note 3: Clamping voltage is measured at the opposite side of the EMI filter to the ESD pin. For example, if ESD is applied to Pin 1, then clamping voltage is measured at Pin 8. Note 4: Unused pins are left open Note 5: These parameters are guaranteed by design and characterization.

2SK3646-01L

If the underlying voltage noise mechanism of the sampling jitter has a white spectrum, the sampled signal will display a white noise floor as well. In this case, the required aperture jitter, ∆t, to achieve a certain SNR, for a full-scale sinewave at frequency, f, is given by (B. Razavi, Principles of Data Conversion, IEEE Press, 1995, Appendix 2.1):

2SK364GR

Vendor:TOSD/C:07+

Two 16 x 1 memory look-up tables (F-LUT and G-LUT) are used to implement 4-input function generators, each offer- ing unrestricted logic implementation of any Boolean func- tion of up to four independent input signals (F1 to F4 or G1 to G4). Using memory look-up tables the propagation delay is independent of the function implemented.

2SK365

Vendor:TOSHIBAPackage Cooled:N/AD/C:N/A

The DS1265W provides full functional capability for VCC greater than 3.0V and write protects by 2.8V. Data is maintained in the absence of VCC without any additional support circuitry. The nonvolatile static RAMs constantly monitor VCC. Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become dont care, and all outputs become high-impedance. As VCC falls below ap...

2SK3653

Vendor:NECPackage Cooled:TO

C Supports both Firmware Hub (FWH) and LPC Memory Read and Write Cycles Auto-detection of FWH and LPC Memory Cycles C Can Be Used as FWH for Intel 8xx, E7xxx, and E8xxx Series Chipsets C Can Be Used as LPC Flash for Non-Intel Chipsets Top Boot with Bottom Partitioned Memory Array for Efficient Vital Data Storage C 64-Kbyte Top Boot Sector, Six 64-Kbyte Sectors, One 32-Kbyte Sector, One 16-Kbyte Secto...

2SK3653B

Vendor:NECPackage Cooled:SOT-523D/C:06NOPB

The final component values, shown in Bill of Materials, were chosen to operate a 13 watt compact fluorescent lamp with a cathode resistance at cold of 4 ohms. If a lamp is used which has a different cathode resistance the component values for the pre-heat frequency selection will need to be changed. The ballast circuit was operated at various temperatures from 25 degrees C to 105 degrees C with little or ...

2SK3653-T1(J4)

This is a dual-function pin. In the CY Standard mode, the FF function is selected. FF indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory. FF/IR is synchronized to the LOW-to-HIGH transition of CLKA.

2SK366

Vendor:TOSHIBAPackage Cooled:N/AD/C:N/A

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the 3V RS-232 requirements. The receiver inputs are also pro- tected against voltages up to 15V. Should an input be left unconnected, a 5KOhm pulldown resistor to ground will commit the output of the receiver to a high state.

2SK366

Vendor:TOSHIBAPackage Cooled:N/AD/C:N/A

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the 3V RS-232 requirements. The receiver inputs are also pro- tected against voltages up to 15V. Should an input be left unconnected, a 5KOhm pulldown resistor to ground will commit the output of the receiver to a high state.

2SK3666

Vendor:FUJIPackage Cooled:TO

7. Multifunctional PWM The family devices support both 8- and 16-bit PWM operations. Choosing between the time base counter output and the overflow from an 8-bit auto-reload time as the PWM counter clock source provides a great number of possibilities over a broad frequency range. The 16-bit PWM configuration supports a high-speed synchronization mode that generates a high-precision output signal with ...

2SK3668

Vendor:FUJIPackage Cooled:TO

MXIC's Automatic Programming algorithm requires the user to only write a program set-up command and a program command (program data and address). The device automatically times the programming pulse width, provides the program verify, and counts the number of sequences. A status bit similar to DATA polling and a status bit toggling between consecutive read cycles, provide feedback to the user as to t...

2SK3668-ZK

Vendor:NECPackage Cooled:TO-263D/C:`06+(pb-free)

PIN DESCRIPTIONS VDD C This is the supply input for the digital circuits and the sensor heater in the accelerometer. The DC voltage should be between 3.00 and 5.25 volts. Refer to the section on PCB layout and fabrication suggestions for guidance on external parts and connections recommended.

2SK3669

Vendor:TOSHIBAPackage Cooled:TO-252D/C:08+

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window-RSPOS). This margin allows LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and source clock (less than 250 ps).

2SK367

Vendor:TOSHIBAPackage Cooled:N/AD/C:N/A

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this ad- dress, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition. ...

2SK3670

Vendor:TOSPackage Cooled:TO-92LD/C:07+

VHF Synthesizer and Oscillator: The on-chip VHF synthesizer and an oscillator with an added external tank circuit generate the required second IF LO signal for conversion down to the standard second IF signal. A programmable divide circuit is also included to generate the LO for the I/Q demodulator. Depending on the frequency plan used, an option is provided to inject an external LO source for the I/Q ...

2SK3673

Vendor:FUJIPackage Cooled:08+D/C:2000

VIN=1Vrms, f=1kHz Master=0dB, Balance=0dB Trimmer=0dB VIN=1Vrms, f=1kHz Master=0dB f=1kHz, VIN=1Vrms Master=-79dB f=1kHz, VIN=1Vrms Mute f=1kHz, VIN=1Vrms Master=-50dB Trimmer=-10dB f=1kHz,THD=1% Master=0dB Master=0dB, Rg=0,A-weight f=1kHz,Vo=1Vrms, Master=0dB,Trimmer=0dB f=1kHz,Vo=1Vrms Master=0dB,A-weight

2SK3673

Vendor:FUJIPackage Cooled:08+D/C:2000

VIN=1Vrms, f=1kHz Master=0dB, Balance=0dB Trimmer=0dB VIN=1Vrms, f=1kHz Master=0dB f=1kHz, VIN=1Vrms Master=-79dB f=1kHz, VIN=1Vrms Mute f=1kHz, VIN=1Vrms Master=-50dB Trimmer=-10dB f=1kHz,THD=1% Master=0dB Master=0dB, Rg=0,A-weight f=1kHz,Vo=1Vrms, Master=0dB,Trimmer=0dB f=1kHz,Vo=1Vrms Master=0dB,A-weight

2SK3673-01MR

Vendor:FUJIPackage Cooled:TO

Preliminary Preliminary, Update (Changed Interface Connections - Increased VDD Lines, Fixed Interface Connector Model Name, Updated Outline Drawings) Preliminary, Update (Updated Electrical Specifications, Optical Specifications, and Signal Timing Specifications) Preliminary, Update (Updated Power Sequences, Updated Electrical Specifications - Back Light) Preliminary, Update (Changed Environ...

2SK3673-01MRSC

Vendor:FUJIPackage Cooled:2006/8/7D/C:1500

2SK3674-01L

2SK3674-01S

Vendor:FUJIPackage Cooled:to-263D/C:07+

Notes: 1. See test circuit and waveforms. 2. This parameter is guaranteed but not tested on Propagation Delays. 3. The bus switch contributes no propagational delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 50pF load. Since this time constant is much smaller than the rise/fall times of typical d...

2SK3676-01L

2SK3677

Vendor:TOSPackage Cooled:TO-220FD/C:05+

(1) S/N can be improved for common mode noise on internal and external signal transmission due to differential input/output. (2) CMRR (common mode rejection ratio):60 dB typ. (3) PSRR (power supply rejection ratio):80 dB typ. (4) Consumption current1.5mA typ.

2SK3677

Vendor:TOSPackage Cooled:TO-220FD/C:05+

(1) S/N can be improved for common mode noise on internal and external signal transmission due to differential input/output. (2) CMRR (common mode rejection ratio):60 dB typ. (3) PSRR (power supply rejection ratio):80 dB typ. (4) Consumption current1.5mA typ.

2SK3679

Vendor:FUJIPackage Cooled:TO

The 2SK3679 provides high-quality speech synthesis using state-of-the-art frequency domain techniques in Sensorys new SX synthesis technology. Typical data rates for SX are approximately 6000 bits per second. One may select various data rates from approximately 3.7 to 7.8Kbps to manage speech quality versus allotted memory.

2SK3679-01MR

Vendor:FUJIPackage Cooled:TO-220FD/C:04+

With performance of up to 1200 million floating-point operations per second (MFLOPS) at a clock rate of 200 MHz or 1350 MFLOPS at a clock rate of 250 MHz (for 6711D), the C6711C/C6711D device also offers cost-effective solutions to high-performance DSP programming challenges. The C6711C/C6711D DSP also possesses the operational flexibility of high-speed controllers and the numerical capability of array p...

2SK368

Vendor:TOSHIBAPackage Cooled:SOT-23D/C:08+

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext(positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistor between and Rext/Cext and VCC. The output pulse duration can also be reduced by taking ...

2SK368\KAG

2SK3680

Vendor:168

Adjustable flashing speed Adjustable detection voltage supports all settings Adjustable hysteresis voltage enables response to large ripple settings High precision voltage detection (MM1253) enables support of sets using nickel cadmium and other batteries 5. The LED can be lit up by the voltage from one battery (type of special built-in step-up circuit : rank B)

2SK3680

Vendor:168

Adjustable flashing speed Adjustable detection voltage supports all settings Adjustable hysteresis voltage enables response to large ripple settings High precision voltage detection (MM1253) enables support of sets using nickel cadmium and other batteries 5. The LED can be lit up by the voltage from one battery (type of special built-in step-up circuit : rank B)

2SK3683-01MR

Vendor:FUJIPackage Cooled:TO

III. Measurements The circuit was fabricated on a "Quickchip" transistor array with the Maxim GST-2 foundry process. Fig. 3 shows the gain and noise figure of the circuit measured with the HP8970B/HP8971C noise figure meter. The amplifier shows a rather flat frequency response of the noise figure from 700MHz up to 2GHz. The best 50W noise figure of 2.3dB is achieved between 1.7 and 2.3 GHz. Note ...

2SK3683-01MR

Vendor:FUJIPackage Cooled:TO

III. Measurements The circuit was fabricated on a "Quickchip" transistor array with the Maxim GST-2 foundry process. Fig. 3 shows the gain and noise figure of the circuit measured with the HP8970B/HP8971C noise figure meter. The amplifier shows a rather flat frequency response of the noise figure from 700MHz up to 2GHz. The best 50W noise figure of 2.3dB is achieved between 1.7 and 2.3 GHz. Note ...

2SK3683-01MRSC

Vendor:FUJID/C:53725

2SK3684-01S

Vendor:N/APackage Cooled:N/AD/C:2006+

Pb−Free Package is Available Small Compact Surface Mountable Package with J−Bend Leads Rectangular Package for Automated Handling High Temperature Glass Passivated Junction Low Forward Voltage Drop (1.20 Volts Max @ 2.0 A, TJ = 150C)

2SK3688-01S

Vendor:FUJIPackage Cooled:TO

Sequencing. Auto-Track simplifies the task of supply voltage sequencing in a power system by enabling modules to track each other, or any external voltage, during power up and power down. Other operating features include an on/off inhibit, margin up/down controls, and the ability to start up into an existing output voltage or prebias. To ensure tight load regulation, an output voltage sense is ...

2SK3688-01S-TE24R

Package Cooled:6D/C:TO-263

Note: Agilent Technologies encoders are not recommended for use in safety critical applications. Eg. ABS braking systems, power steering, life support systems and critical care medical equipment. Please contact sales representative if more clarification is needed.

2SK368-GR

Package Cooled:TOSHIBAD/C:07+

The MC68307 (shown in Figure 1) contains a static EC000 core processor, multiple bus interfaces, a serial channel, two timers, and common system glue logic. The multiple bus interfaces include: dynamic 68000 bus, 8051 bus, and Motorola bus (M-bus) or I2C bus1. The dynamically sized 68000 bus allows 16-bit performance out of static random access memory (SRAM) while still providing a low-cost interface to a...

2SK368GR(TE85L)

2SK369

Vendor:N/APackage Cooled:N/AD/C:08+09+

256 x 256 channel non-blocking switch Automatic signal identification (ST-BUS®, GCI) 8 RX inputs32 channels at 64 Kbit/s per serial line 8 TX outputs32 channels at 64 Kbit/s per serial line Three-state serial outputs Microprocessor Interface (8-bit data bus) Frame Integrity for data applications 3.3V Power Supply Available in 44-pin Plastic Leaded Chip Carrier (PLCC), 48-pin Small Shrink Outline Packag...

2SK369 TPE2(WA2-5317-011)

2SK369(WA2-5317-000)

2SK3696

2SK3699

Vendor:360

Request to send A/B (active low). To indicate that the transmitter has data ready to send. Writing a 1 in the modem control register (MCR bit-1 ) will set this pin to a low state. After the reset this pin will be set to high. Note that this pin does not have any effect on the transmit or receive operation.

2SK3699-01MR

Vendor:SIEMENSPackage Cooled:05+D/C:TO-220

The MAX 3000A device architecture is based on the linking of highCperformance LABs. LABs consist of 16Cmacrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

2SK37

Vendor:NECPackage Cooled:N/AD/C:N/A

Devices sold by AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMI makes no warranty, express, statutory implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI makes no warranty of merchantability or fitness for any purposes. AMI re- serves the right to dis...

2SK370

Vendor:TOSHIBAPackage Cooled:N/AD/C:N/A

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

2SK3700

Vendor:TOSPackage Cooled:TO-3PD/C:03+

Consumption Pb-Free Packages Available: SOT-23 (DBV), SC-70 (DCK), WCSP (NanoFree) Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Performance Tested Per JESD 22 − 2000-V Human-Body Model (A114-B, Class II) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) Related Devices: AUP1T98/57/58

2SK3702

Vendor:SANYOPackage Cooled:TO220D/C:04+

Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.

2SK3703

D/C:05+

The AT91X40 Series Microcontrollers integrate several peripherals, which are classified as system or user peripherals. All on-chip peripherals are 32-bit accessible by the AMBA Bridge, and can be programmed with a minimum number of instructions. The peripheral register set is composed of control, mode, data, status and enable/dis- able/status registers.

2SK3704

Vendor:SANYOPackage Cooled:TO-220FD/C:02+

The FAN53168 features a high bandwidth control loop to provide optimal response to load transients. The FAN53168 senses current using lossless techniques: Phase current is measured through each of the output inductors. This current information is summed, averaged and used to set the loadline of the output via programmable droop. The droop is tem- perature compensated to achieve precise loadline charact...

2SK3705

Vendor:FUJIPackage Cooled:TO

Built-in wideband video amp85MHz @ -3dB (4VP-P output) Matched (0.1dB or 1.2%) contrast adjustment attentuators built-in Built-in cutoff and luminance adjustment single end input comparators with external gate control Gain of each video amp controlled independently Built-in high input impedance DC contrast control, 0~4V (> 40dB range) Built-in high input impedance DC drive control, 0~4V (3dB range) 7VP-P ...

2SK3706

Vendor:N/APackage Cooled:N/AD/C:08+09+

The Effects of Non-zero Aperture Time For the analysis of aperture time we will assume æ to be 0. This is the case of no aperture jitter. We will, however, consider the effects of Ø ä. The error (as compared to an ideal sampling process) will then be < f, Ø > C < f, d > This is equivalent to < f, ( C ä) >. To progress we must now make some assumptions a...

2SK3707

Vendor:SANYOPackage Cooled:08+D/C:8874

Eight sectors with 512 Kb each Program Page Program (up to 256 bytes) in 1.5 ms (typical) Program cycles are on a page by page basis Erase 0.5 s typical sector erase time 4 s typical bulk erase time Endurance 100,000 cycles per sector typical Data Retention 20 years typical

2SK3708

Vendor:FUJIPackage Cooled:TO

The LM129 is packaged in a 2-lead TO-46 package and is rated for operation over a −55˚C to +125˚C temperature range. The LM329 for operation over 0˚C to 70˚C is available in both a hermetic TO-46 package and a TO-92 epoxy pack- age.

2SK3709

Vendor:120

Outputs of the data comparators are connected to the clock recovery circuits. The clock recovery system employs a unique phase locked loop, which has an auxiliary frequency-sensitive acquisition loop, which becomes active only when cycle-slipping occurs between the received signal rate and the internal oscillator.

2SK370V

Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2SK371

Vendor:TOSHIBAPackage Cooled:N/AD/C:N/A

The RC2798 is an integrated solution for the down- conversion of QAM IF signals in the front-end design of cable modem and set-top receivers. It is intended for use in 64QAM and 256QAM IF downconversion applications. The RC2798 integrates IF amplifier with AGC , mixer, VCO, and a video amplifier on a single chip. It accepts the QAM IF signals via SAW filter and downconverts it to 5MHz...

2SK3712-Z-E1

The Divided Down Crystal Reference with 50:50 Mark-Space Ratio. May be used to drive the clock input of a microcontroller. To reduce spurious components in the output spectrum, the sharp edges can be reduced with a series RC. For 4.8 MHz output clock, a series 50 Ω into 10 pF will reduce spurs to < C50 dBc. Defaults on power-up to divide by 16.

2SK3712-Z-E2

2SK3713

Vendor:NECPackage Cooled:TO-262D/C:04+

The DS1265 devices execute a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip Enable) and OE (Output Enable) are active (low). The unique address specified by the 20 address inputs (A0CA19) defines which of the 1,048,576 bytes of data is accessed. Valid data will be available to the eight data output drivers within tACC (Access Time) after the last address input signal is stable, providing...

2SK3713-SK

Vendor:NECPackage Cooled:TO-262D/C:`06+(pb-free)

The 74ALVC245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The 74ALVC245 features an output enable input (OE) for easy cascading and send/receive input (DIR) for direction control. OE controls the outputs, so that the buses are effectively isolated.

2SK3715

Vendor:NECPackage Cooled:08+D/C:2000

If the cell voltage exceeds the overvoltage threshold for 1 second, charging is disabled; however, discharge current is still allowed. This feature of the IC is explained further in the controlled charge/discharge mode section of this document.

2SK3716

Vendor:NECPackage Cooled:TO-251D/C:`06+(pb-free)

2SK3716-Z

Vendor:NECPackage Cooled:TO-252D/C:`06+(pb-free)

Supply Voltage 1 can be any supply voltage from 1.65 V to 3.6 V. Input Referred to VCC1. Input Referred to VCC1. Active Low Device Enable. When low, bypass mode is enabled; when high, the device is in normal mode. Device Ground Pin. Output Referred to VCC2. Not Internally Connected. Supply Voltage 2 can be any supply voltage from 1.65 V to 3.6 V.

2SK3717

Vendor:FUJIPackage Cooled:TO

The 2SK3717/8520/8530 family allows the user to cus- tomize the CPU monitoring function without any external components. The user has a large choice of reset volt- age thresholds and output driver configurations, all of which are preset at the factory. Each wafer is trimmed to the customer's specifications.

2SK371BL

Vendor:东芝D/C:袋装

2SK372

Vendor:TOSHIBAPackage Cooled:TOD/C:07+

The LS160 and LS162 are high speed synchronous dec- ade counters operating in the BCD (8421) sequence They are synchronously presettable for application in programma- ble dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchro- nous multistage counters The LS160 has an asynchronous Master Reset input that overrides all other inputs and forces ...

2SK372

Vendor:TOSHIBAPackage Cooled:TOD/C:07+

The LS160 and LS162 are high speed synchronous dec- ade counters operating in the BCD (8421) sequence They are synchronously presettable for application in programma- ble dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchro- nous multistage counters The LS160 has an asynchronous Master Reset input that overrides all other inputs and forces ...

2SK3720

Vendor:SANYOD/C:06+

These three functional blocks are identical in operation, so only a single Counter will be described. The internal block diagram of a single counter is shown in Figure 2. The Counters are fully independent. Each Counter may operate in a different Mode.

2SK3720-5

Package Cooled:SOT23

• DigitalClarity™ CMOS Imaging Technology • Array Format (5:4): 1,280H x 1,024V (1,310,720 active pixels). Total (incl. dark pixels): 1,312H x 1,048V (1,374,976 pixels) • Frame Rate: 30 fps progressive scan; programmable • Shutter: Electronic Rolling Shutter (ERS) • Window Size: SXGA; programmable to any smaller format (VGA, QVGA, CIF, QCIF, etc.) • Program...

2SK3720-5

Package Cooled:SOT23

• DigitalClarity™ CMOS Imaging Technology • Array Format (5:4): 1,280H x 1,024V (1,310,720 active pixels). Total (incl. dark pixels): 1,312H x 1,048V (1,374,976 pixels) • Frame Rate: 30 fps progressive scan; programmable • Shutter: Electronic Rolling Shutter (ERS) • Window Size: SXGA; programmable to any smaller format (VGA, QVGA, CIF, QCIF, etc.) • Program...

2SK3720-5-TB

Vendor:SAYNOPackage Cooled:SOT23D/C:05+PBF

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequent...

2SK3720-5-TB

Vendor:SAYNOPackage Cooled:SOT23D/C:05+PBF

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequent...

2SK3723

The BG-LEDs are packed in cardboard boxes after packaging in anti-electrostatic bags. Please refer to figures page. The label on the minimum packing unit shows ; Part Number, Lot Number, Ranking, Quantity In order to protect the BG-LEDs from mechanical shock, we pack them in cardboard boxes for transportation. The BG-LEDs may be damaged if the boxes are dropped or receive a strong impact against them,...

2SK3737

Vendor:FUJIPackage Cooled:TO

2SK3737

Vendor:FUJIPackage Cooled:TO

2SK3738

Vendor:FUJIPackage Cooled:TO

The DS1543 is in the write mode whenever WE and CE are in their active state. The start of a write is referenced to the latter occurring transition of WE or CE . The addresses must be held valid throughout the cycle. CE and WE must return inactive for a minimum of tWR prior to the initiation of a subsequent read or write cycle. Data in must be valid tDS prior to the end of the write and remain va...

2SK373-GR(F)

Package Cooled:TOSHIBA

2SK374

Vendor:availD/C:06+

Note 1: Measurements are made with the device in thermal equilibrium. Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. Note 3: DC parameters are production tested at TA = +25C. DC limits are guaranteed by design and characterization over the full operating temperature range. Note 4: All pins are open except VCC and GND. Note 5: Guaranteed by design and charact...

2SK374

Vendor:availD/C:06+

Note 1: Measurements are made with the device in thermal equilibrium. Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. Note 3: DC parameters are production tested at TA = +25C. DC limits are guaranteed by design and characterization over the full operating temperature range. Note 4: All pins are open except VCC and GND. Note 5: Guaranteed by design and charact...

2SK3740

Vendor:FUJIPackage Cooled:TO

The 2SK3740 (single) and 2SK3740274 (dual) are ultra-low cost, voltage feedback amplifiers with CMOS inputs that consume only 200µA of supply current per amplifier while providing 33mA of output short circuit current. These amplifiers are designed to operate from 2.5V to 5V supplies. The common mode voltage range extends beyond the negative and positive rails.

2SK3740

Vendor:FUJIPackage Cooled:TO

The 2SK3740 (single) and 2SK3740274 (dual) are ultra-low cost, voltage feedback amplifiers with CMOS inputs that consume only 200µA of supply current per amplifier while providing 33mA of output short circuit current. These amplifiers are designed to operate from 2.5V to 5V supplies. The common mode voltage range extends beyond the negative and positive rails.

2SK3745LS

Vendor:N/APackage Cooled:TO220D/C:05+

Offset The offset value is the electrical output voltage (imbalance) of the pressure sensor when zero pressure is applied. The offset value for the absolute type is determined by extrapolating the measured values at two different pressures (atmospheric air and 0.05 Bar). The pressure in reference chamber is about 25 mTorr (3.33 Pa).

2SK3747

Vendor:FUJIPackage Cooled:TO

The 25-40 watts PKA 2000 series hybrid DC/DC power modules are especially designed for decentralized 24/28 Vdc system distributed onboard DC/DC coverters. By using a thickfilm thecknology, which provides a high degree of intergration as well as efficient thermal management, and by utilizing a 300 kHz switching frequency, these highly reliable products comply to demanding applications within e.g. cellular ra...

2SK3747

Vendor:FUJIPackage Cooled:TO

The 25-40 watts PKA 2000 series hybrid DC/DC power modules are especially designed for decentralized 24/28 Vdc system distributed onboard DC/DC coverters. By using a thickfilm thecknology, which provides a high degree of intergration as well as efficient thermal management, and by utilizing a 300 kHz switching frequency, these highly reliable products comply to demanding applications within e.g. cellular ra...

2SK3748

Vendor:FUJIPackage Cooled:TO

The primary application of this device is to provide building blocks for developing point-to-point baseband data transmission over controlled impedance media of 50 Ω. The transmission media can be printed circuit board traces, copper cables or fiber-optical interface modules. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise ...

2SK3748

Vendor:FUJIPackage Cooled:TO

The primary application of this device is to provide building blocks for developing point-to-point baseband data transmission over controlled impedance media of 50 Ω. The transmission media can be printed circuit board traces, copper cables or fiber-optical interface modules. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise ...

2SK374-P

Vendor:PANASONICPackage Cooled:SOT-23D/C:05+

This datasheet contains the specifications for the Advanced Boot Block flash memory family, which is optimized for low power, portable systems. This family of products features 1.65 VC2.5 V or 2.7 VC 3.6 V I/Os and a low VCC/VPP operating range of 2.7 VC3.6 V for read, program, and erase operations. In addition this family is capable of fast programming at 12 V. Throughout this document, the term 2....

Page: Pages: 408/416  At 10 401 402 403 404 405 406 407 408 409 410 Under 10
Home | About Us | Link | Contact | Website map

© 2008 SeekChips.com Corp.All Rights Reserved.