Page 26 - Search "9" - SiteMap

Current position: Home > SiteMap Index > Index 9 > Page 26

Index "9"

Quick search :A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

Page:1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 42 32 41 33 45 40 39 40 37 37 40 38 33 39 30 43 35 30

93LC56BSN

Zener Breakdown Voltage: 6.2 − 47 Volts DC Power Dissipation: 3.2 Watts with Tab 1 (Cathode) @ 75C Low Leakage < 5 mA ESD Rating of Class 3 (> 16 kV) per Human Body Model Low Profile − Maximum Height of 1.1 mm Integral Heat Sink/Locking Tabs Full Metallic Bottom Eliminates Flux Entrapment Small Footprint − Footprint Area of 8.45 mm2 Supplied in 12 mm Tape and Reel T1 = ...

93LC56BSN

93LC56B-SN

Vendor:MICROCHIPPackage Cooled:SOPD/C:2002

Note: The P prefix in a Motorola part number designates a Pilot Production Prototype as defined by Motorola SOP 3-13. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may s...

93LC56BT-1/ST

Package Cooled:00D/C:1519

On receipt of PWM signal start instruction turn-in signal for forcible commutation (commutation irrespective of the motors rotor position) is output and the motor starts to rotate. The motors rotation causes induced voltage on winding wire pin for each phase. When signals indicating positive or negative for pin voltage (including induced voltage) for each phase are input on respective positional signal i...

93LC56BT-1/ST

Package Cooled:00D/C:1519

93LC56BT-I/SN

Vendor:MICROCHIPackage Cooled:SOP-8PD/C:04+

with a single bar completely filling the primary hole. •In order to achieve the best magnetic coupling, the primary windings have to be wound over the top edge of the device. •This is a standard model. For different versions (supply voltages, turns ratios, unidirectional measurements...), please contact us.

93LC56BX

Vendor:MICRPackage Cooled:06+D/C:20000

In the Read Mode (See fig6B, p.9), the clock gen. acknowledges Address D3, and immediately transmits data starting with Byte count, then Byte 0, 1, 2, ... After each transmitted byte, this device waits for an acknowledge before transmitting the next byte.

93LC56BX

Vendor:MICRPackage Cooled:06+D/C:20000

93LC56B-X/SN

Vendor:93D/C:SMD8

The W536XXXP, a member of ViewTalkTM family, is a high-performance 4-bit micro-controller (uC) with built-in 8KW uC program. The 4-bit uC core contains dual clock source, 4-bit ALU, two 8-bit timers, one 14 bits divider, maximum 32 pads for input or output, 8 interrupt sources and 8-level nesting for subroutine/interrupt applications. Speech unit, integrated as a single chip with maximum 128 seconds (based o...

93LC56B-XI/SN

Vendor:38D/C:SMD8

VBIAS (VCC, VBS 1,2,3) = 15V unless otherwise specified. The VIN, VTH and IIN parameters are referenced to VSS and are applicable to all six channels (HS1,2,3 and LS1,2,3). The VO and IO parameters are referenced to COM and VS1,2,3 and are applicable to the respective output leads: HO1,2,3 and LO1,2,3.

93LC56BXI/SN0039380

Vendor:MICROCHIPackage Cooled:SOP-8

93LC56BXT-I/SN

Vendor:MICPackage Cooled:SOP8LD/C:9412

The QS3VH257 HotSwitch Quad 2:1 multiplexer/demultiplexer is a high bandwidth bus switch. The QS3VH257 has very low ON resistance, resulting in under 250ps propagation delay through the switch. The Select (S) input controls the data flow. The multiplexers/demultiplexers are enabled when the Enable (E) input is low. In the ON state, the switches can pass signals up to 5V. In the OFF state, the switches o...

93LC56BXTISN

D/C:19325

The blocks in the memory are asymmetrically ar- ranged, see Tables 3A and 3B, Block Addresses. The first or last 64 Kbytes have been divided into four additional blocks. The 16 Kbyte Boot Block can be used for small initialization code to start the microprocessor, the two 8 Kbyte Parameter Blocks can be used for parameter storage and the remaining 32K is a small Main Block where the ap- plication m...

93LC56BXTISN

D/C:19325

93LC56-C

Vendor:n/aPackage Cooled:SOPD/C:98

Compatible with SPI Bus Serial Interface (Positive Clock SPI Modes) Single Supply Voltage: C 4.5 to 5.5V for M950x0 C 2.5 to 5.5V for M950x0-W C 1.8 to 5.5V for M950x0-R High Speed C 10MHz Clock Rate, 5ms Write Time Status Register BYTE and PAGE WRITE (up to 16 Bytes) Self-Timed Programming Cycle Adjustable Size Read-Only EEPROM Area Enhanced ESD Protection More than 1 Million Erase/Write C...

93LC56CT-I/SN

Vendor:MCPD/C:07+

wide band frequency, 200-2000 MHz excellent amplitude unbalance, 0.2 dB typ. small size, 0.166"x0.15"x0.155" temperature stable, BLUE CELL™ base solder plated leads for excellent solderability small size low cost patent pending

93LC56F-E1

Public key execution unit (PKEU), which supports the following: RSA and Difﬁe-Hellman C Programmable ﬁeld size 80- to 2048-bits C 1024-bit signature time of 32ms C 10 IKE handshakes/second Elliptic Curve operations in either F 2 m or F p C Programmable ﬁeld size from 55- to 511-bits C 155-bit signature time of 11ms C 30 IKE handshakes/second Data encryption standard execu...

93LC56-I/P

Vendor:MICROCHIPackage Cooled:DIP-8D/C:06+

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC − VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figures 5 and 6 is based on TJ(pk) = 150_C; TC is var...

93LC56I/SN

D/C:SMD8

The 132C/W for the TSOP−6 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 950 milliwatts. There are other alternatives to achieving higher power dissipation from the TSOP−6 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board materia...

93LC56I/SN

D/C:SMD8

93LC56-I/SN

Vendor:MICROCHIPPackage Cooled:SOP-8D/C:06+

NOTES 1Stresses above those listed under Absolute Maximum Ratings may cause perma- nent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2The A...

93LC56K

1. Test conditions unless otherwise noted: 25º C, Supply Voltage = +6 V, Rbias = 14 , 50 System. 2. 3OIP measured with two tones at an output power of +4 dBm/tone separated by 1 MHz. The suppression on the largest IM3 product is used to calculate the 3OIP using a 2:1 rule.

93LC56P

Vendor:MICPackage Cooled:DIP-8D/C:hot sell

RST 16 RESET-this asynchronous, active low input disables the outputs, chooses 8-bit count mode in the PWM counter, sets the clock to be "divided by 1", clears Lock bit, and sets the dead-time counter to 7. Asserting RESET writes a 01000111 binary to the Control latch. Asserting RESET is the only way in which the Lock bit in the control latch can be cleared. Writes to t...

93LC56T

Vendor:MICPackage Cooled:REEL

93LC56XT-I/SN

Vendor:MICROCHIPPackage Cooled:SOP8LD/C:2000+

In Slave mode, WDCLK may be at an arbitrary phase with respect to the incoming samples of OPDIGIN, but if the frequencies arent identical samples will be dropped, repeated, or garbled. Generally, identical frequencies are achieved by either: using DVCO (pin 18) as the source from which WDCLK is generated, or creating OPDIGIN from a source synchronized to WDCLK.

93LC56Y

150 µA Typ at 5 V Fast Response Time . . . 200 ns Typ for TTL-Level Input Step Built-in ESD Protection High Input Impedance . . . 1012 Ω Typ Extremely Low Input Bias Current 5 pA Typ Ultrastable Low Input Offset Voltage Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 µV/Month, Including the First 30 Days Common-Mode Input Voltage Range Includes Ground Output ...

93LC64BI/P

Vendor:211Package Cooled:96/98+D/C:DIP8

The battery's initial capacity equals the Programmed Full Count (PFC) shown in Table 2. Until LMD is up- dated, NAC counts up to but not beyond this threshold during subsequent charges. This approach allows the gas gauge to be charger-independent and compatible with any type of charge regime.

93LC66

‡ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The input an...

93LC66/PCDP

Vendor:MICPackage Cooled:DIP

Contains Eight D-Type Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Buffered Common Enable Input Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

93LC66/PGUF

D/C:01

A: The value of R JA is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with TA =25C. The value in any a given application depends on the user's specific board design. The current rating is based on the t 10s thermal resistance rating. B: Repetitive rating, pulse width limited by junction temperature. C. The R JA is the sum of the thermal impedence from junct...

93LC66/P-SEW

Vendor:MICROCHIPPackage Cooled:SOPD/C:1996

Lead Style Channels Common Channel Wiring Agilent Part # & Options Commercial MIL-PRF-38534 Class H MIL-PRF-38534 Class K Standard Lead Finish Solder Dipped Butt Cut/Gold Plate Gull Wing/Soldered Crew Cut/Gold Plate Class H SMD Part # Prescript for all below Either Gold or Solder Gold Plate Solder Dipped Butt Cut/Gold Plate Butt Cut/Soldered Gull Wing/Soldered Crew Cut/Gol...

93LC66\SN

93LC66-1/P

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. Maximum terminal curr...

93LC66A/P MIC Y7004

93LC66A-I/P

Vendor:MICROCHIPackage Cooled:DIP-8D/C:06+

Vth can be expressed as voltage between gate and source when low operating current value is ID = -100 mA for this product. For normal switching operation, VGS (ON) requires higher voltage than Vth and VGS (off) requires lower voltage than Vth. (Relationship can be established as follows: VGS (off) < Vth < VGS (ON)) Please take this into consideration for using the device. VGS recommended voltage ...

93LC66A-I/SN

Vendor:MICROCHIPPackage Cooled:SOIC8D/C:00+

• DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Burst Lengths: 2, 4, or 8 • CAS Latency: (1.5), 2, 2.5, (3) • Auto Precharge option for each burst access • Auto Refresh and Self Refresh Modes • 7.8ms Maximum Average Periodic Refresh Interval (8K refresh) ...

93LC66A-I/SN

Vendor:MICROCHIPPackage Cooled:SOIC8D/C:00+

93LC66AISN

93LC66AT-I/SN

Vendor:MICROCHIPPackage Cooled:N/AD/C:09+

All parameters having min/max specifications are guaranteed. The Test Level column indi- cates the specific device testing actually per- formed during production and Quality Assur- ance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

93LC66A-TI/ST

Vendor:MICROTVNPackage Cooled:06+D/C:50000

Functionally and pin compatible with CSPEMI606 (93LC66A-TI/ST) and CSPEMI608 (93LC66A-TI/ST) devices OptiguardTM coated for improved reliability at assembly Six and eight channels of EMI filtering +15kV ESD protection on each channel (IEC 61000-4-2 Level 4, contact discharge) +30kV ESD protection on each channel (HBM) Better than 30dB of attenuation at 1GHz to 3GHz Chip Scale Package features extr...

93LC66AT-I/ST

Vendor:availPackage Cooled:MICROCHD/C:0051+

Case: DO-214AA (SMB) Epoxy meets UL 94V-0 Flammability rating Terminals: Matte tin plated leads, solderable per J- STD-002B and JESD22-B102D E3 suffix for commercial grade, HE3 suffix for high reliability grade (AEC Q101 qualified) Polarity: Color band denotes the cathode end

93LC66AT-I/ST

Vendor:availPackage Cooled:MICROCHD/C:0051+

93LC66AT-ISN

93LC66ATST

Intersil CA3089 is a monolithic integrated circuit that pro- vides all the functions of a comprehensive FM-IF system. The block diagram shows the CA3089 features, which include a three-stage FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.

93LC66A-XISN

Vendor:MICROCHIP

93LC66B/SM

Vendor:MICROCHIPSPackage Cooled:33D/C:N/A

The CD54AC164/3A and CD54ACT164/3A are 8-bit serial- in/parallel-out shift registers with asynchronous reset that utilize the Harris Advanced CMOS Logic technology. Data are shifted on the positive edge of the clock (CP). A LOW on the Master Reset (MR) pin resets the shift register and all outputs go to the LOW state regardless of the input condi- tions. Two Serial Data inputs (DS1 and DS2) are provide...

93LC66B/SN

Vendor:MICROCHIPPackage Cooled:SOP8D/C:94+

Wiper position programming defaults to midscale at system power ON. Once powered, the VR wiper position is programmed by an I2C compatible 2-wire serial data interface. Both parts have available two extra programmable logic outputs that enable users to drive digital loads, logic gates, LED drivers, and analog switches in their system.

93LC66BEP

Package Cooled:DIP8D/C:9832+

93LC66BI

Vendor:MICROCHIPPackage Cooled:08+D/C:1500

LCD BIAS Output Voltage Range FB Threshold Voltage FB Input Current LCD Bias Shutdown Input Bias Current LCD Bias Shutdown High Input Voltage LCD Bias Shutdown Low Input Voltage Peak Inductor Current Limit Internal NFET On-resistance Switch Pin Leakage Current Efficiency Switch On-Time Switch Off-Time ADJ Input Voltage Range ADJ Input Bias Current ENTIRE REGULATOR Operating Voltage Minimum Start...

93LC66BI

Vendor:MICROCHIPPackage Cooled:08+D/C:1500

93LC66BI/I

The DC/DC power module shall be installed in an end-use equip- ment and considerations should be given to measuring the case tem- perature to comply with TC max when in operation. Abnormal compo- nent tests are conducted with the input protected by an external 3 A fuse. The need for repeating these tests in the end-use appliance shall be considered if installed in a circuit having higher rated devices.

93LC66BI/P

Vendor:MICROCHIPPackage Cooled:DIPD/C:03+

MBUS High Data Byte, Bits 8 to 15 Default power up states are defined by pull-up and pull-down internal resistors as shown. Device defaults to external EEPROM for boot up mode. Using external 10K resistors, configure these pins according to Table 4 to change power-up configuration

93LC66B-I/P

Vendor:N/APackage Cooled:N/AD/C:08+09+

Three synchronous Chip Enables (CE1, CE2, CE3) and an asynchronous Output Enable (OE) provide for easy bank selection and output three-state control. In order to avoid bus contention, the output drivers are synchronously three-stated during the data portion of a write sequence.

93LC66B-I/SM

Vendor:37Package Cooled:97+D/C:SMD8

Designed for Class AB amplifier applications in 50 ohm systems operating in the 1800 to 1900 MHz frequency band. A silicon FET design provides outstanding linearity and gain. In addition, the excellent group delay and phase linearity characteristics are ideal for digital CDMA and GSM modulation systems. • Typical CDMA Performance: 1840 MHz, 28 Volts ISC95 CDMA Pilot, Sync, Paging, Traffic Codes 8...

93LC66B-I/ST

Differential output pair. LVPECL interface levels. Output enable Bank B. Active High output enable. When logic HIGH, the output pair on Bank B is enabled. When logic LOW, the output pair drives differential Low (QB0=Low, nQB0=High). Has an internal pullup resistor so the default power-up state of outputs are enabled. LVCMOS/LVTTL interface levels. Output enable Bank A. Active High output enable. When l...

93LC66B-SN

Vendor:MICROCHIPPackage Cooled:33D/C:N/A

The Sirenza Microdevices qualification process consists of a series of tests designed to stress various potential failure mechanisms. This testing is performed to ensure that Sirenza Microdevices products are robust against potential failure modes that could arise from the various die and package failure mechanisms stressed. The qualification testing is based on JEDEC test methods common to the semiconducto...

93LC66B-SN

Vendor:MICROCHIPPackage Cooled:33D/C:N/A

93LC66BT

Vendor:MICROCHIPPackage Cooled:SOPD/C:0431

Notes: 2. VIL (min.) = C2.0V and VIH(max) = VCC + 0.5V for pulse durations of less than 20 ns. 3. TA is the Instant On case temperature. 4. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. 5. Tested initially and after any design or process changes that may affect these parameters.

93LC66BT/SN

Vendor:MICROCHIPPackage Cooled:SOP-8PD/C:0522+(PB)

• Access times of 45, 55, and 70 ns • Low active power: 60 mW (typical) • Low standby power: 15 µW (typical) CMOS standby • Low data retention voltage: 2V (min.) • Available in Low Power (-L) and Ultra Low Power (-LL) • Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications • TTL compatible inputs and outputs • Single 2.7...

93LC66BT/SN

Vendor:MICROCHIPPackage Cooled:SOP-8PD/C:0522+(PB)

93LC66BT/ST

VCC (Pin 15) (positive supply voltage): Connect VCC to a stable source of at least 20mA above 17V for normal op- eration. Also bypass VCC directly to Gnd to absorb supply current spikes required to charge external MOSFET gate capacitances. To prevent inadequate GT Drv signals, these devices will be inhibited unless VCC exceeds the upper under-voltage lockout threshold and remains above the lower thres...

93LC66BT-I/SN

Package Cooled:SOP-8

ASYNCHRONOUS READ: There are two types of asynchronous reads C AVD pulsed and standard asynchronous reads. The AVD pulsed read operation of the device is controlled by CE, OE, and AVD inputs. The outputs are put in the high-impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention. The data at the address location defined by A0 - A22 and cap...

93LC66BT-I/SN

Package Cooled:SOP-8

93LC66BTSN

Vendor:MICPackage Cooled:SOP/8D/C:00+

For output ports when in "ON" condition for reflective switch. Up to 4 GHz for both models at all ports Video leakage or break through is defined as leakage of TTL switching signal to RF output ports. Absolute maximum power and voltage ratings: RF input power, 250 mW, Supply voltage: 6 V DC OFF state of RF output is low impedance. Prices and specifications subject to change without notice.

93LC66BTSND22

Hynix HYMD264646B(L)8-M/K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 64Mx64 high-speed memory arrays. Hynix HYMD264646B(L)8-M/ K/H/L series consists of sixteen 32Mx8 DDR SDRAM in 400mil TSOPII packages on a184pin glass-epoxy substrate. Hynix HYMD264646B(L)8-M/K/H/L series provide a high performance 8-byte interface in 5.25&quo...

93LC66BX/SN

Vendor:MICROCHIPPackage Cooled:2005D/C:500

MP3 Decoding Functions (MPEG audio standard [ISO/IEC 11172-3] layer 3) Decodes to a digital audio signal MP3 data decoded by the CD-ROM decoder and outputs that audio signal. Supports all bit rates, including variable bit rate operation. Supports the following sampling rates. MPEG1 (Fs = 32 K, 44.1 K, 48 K) MPEG2 (Fs = 16 K, 22.05 K, 24 K) MPEG2.5 (Fs = 8 K, 11.025 K, 12 K) Can read out...

93LC66B-X/SN

Vendor:107D/C:SMD8

Note 5: Minimum BIAS voltage is the voltage on the BIAS pin when IBIAS is sourced into the pin. Note 6: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the internal power switch. Note 7: Boost current is the current flowing into the BOOST pin with the pin held 3.3V above input voltage. It flows only during switch on time. Note 8: Gain is measured with a VC swin...

93LC66B-XI/SN

Vendor:60D/C:SMD8

The LPC47M14x* is a 3.3V (5V tolerant) PC99 compliant Super I/O controller with an LPC interface and a standalone USB hub. It is designed to be compatible with a family of Super I/O Controllers (LPC47M13x, LPC47M14x, and LPC47M15x). To the interested reader, the LPC47M15x offers hardware monitoring capabilities. The first one hundred pins of all these packages are completely pin compatible and offer the desi...

93LC66B-XI/SN

Vendor:60D/C:SMD8

93LC66BXISN

Vendor:MICROCHIPPackage Cooled:SOP

FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems2. A critical component is any component of a life support which, (a) are intended for surgical implant into the body,device or system whose failure to per...

93LC66C-E/SN

Vendor:MICROCHIP

• Stub-series terminated logic for 2.5 V VDDQ (SSTL_2) • Optimized for DDR (Double Data Rate) SDRAM applications • Inputs compatible with JESD8C9 SSTL_2 specifications. • Flow-through architecture optimizes PCB layout • ESD classification testing is done to JEDEC Standard JESD22.

93LC66C-I/ST

Intels Series 2 Flash Memory Card facilitates high-performance disk emulation in mobile PCs and dedicated equipment Manufactured with Intels ETOX TM III 0 8m FlashFile Memory devices the Series 2 Card allows code and data retention while erasing and or writing other blocks Additionally the Series 2 Flash Memory Card features low power modes flexible system interfacing and a 150 ns read access time When coup...

93LC66CT-I/ST

Vendor:MICROCHIPPackage Cooled:TSSOP-8D/C:07+

The chip-erase mode can be initiated by a six-byte command sequence. After the command loading cycle, the device enters the internal chip erase mode, which is automatically timed and will be completed within fast 100 mS (max). The host system is not required to provide any control or timing during this operation. If the boot block programming lockout is activated, only the data in the other memory sectors w...

93LC66DIP-8REVC(V1.2)

93LC66ES

93LC66I/SN

Vendor:MICROCHIPackage Cooled:SOP8D/C:06+

• Cost optimized, full custom circuit design 10BASE-T/100BASE-TX/FX IEEE 802.3u Fast • Ethernet transceiver • Power consumption: <280 mW Unique energy detection • power management circuit to enable intelligent Selectable TX drivers for 1:1 or 1.25:1 • enable additional power reduction transformers to • Legacy interface support

93LC66I/SN

Vendor:MICROCHIPackage Cooled:SOP8D/C:06+

93LC66-I/SN

Vendor:N/APackage Cooled:MICROCHIPD/C:06+

The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or ommisions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the users own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circu...

93LC66ISN

Utilizing the latest Field Stop and Trench Gate technologies, these IGBTs have ultra low VCE(ON) and are ideal for low frequency applications that require absolute minimum conduction loss. Easy paralleling is a result of very tight parameter distribution and a slightly positive VCE(ON) temperature coefﬁcient. A built-in gate resistor ensures extremely reliable operation, even in the event of a sho...

93LC66-P

Vendor:MICROCHIPPackage Cooled:33D/C:N/A

FEATURES • Normally Open, Single Pole Single Throw Operation • Control 350 VAC or DC Voltage • Switch 100 mA Loads • LED Control Current, 2.5 mA • Low ON-Resistance, 37 Ω Typ. at 100 mA • Isolation Test Voltage, 3750 VACRMS • Current Limit Protection • Underwriters Lab File # E52744

93LC66-P

Vendor:MICROCHIPPackage Cooled:33D/C:N/A

93LC66SN

Synchronizable or Constant Frequency Low Noise Output Synchronizable Up to 4.5MHz Wide Input Voltage Range: 2.8V to 18V Low Profile Surface Mount Solution (All Ceramic Capacitors) Low VCESAT Switch: 240mV at 1A Adjustable Output from VIN to 35V Small Thermally Enhanced 10-Lead MSOP Package

93LC66SN

93LC66T/SN

Vendor:MICPackage Cooled:SOP-8/3.9mmD/C:99+

The test circuit of Figure 5 is shown with a positive pulse input. For a negative pulse input, the (-) current pulse input goes to an SP721 IN input pin and the (+) current pulse input goes to the SP721 V- pin. The V+ to V- supply of the SP721 must be allowed to ﬂoat. (i.e., It is not tied to the ground reference of the current pulse generator.) Figure 6 shows the point of overstress as deᤙ...

93LC66W

Vendor:.Package Cooled:2005D/C:500

The DCP0105 family is a series of high efficiency, 5V input isolated DC/DC converters. In addition to 1W nominal galvanically isolated output power capability, the range of DC/DCs are also fully synchronizable. The devices feature thermal shutdown, and overload protection is implemented via watchdog circuitry. Advanced power-on reset techniques give superior reset performance and the devices will sta...

93LC66X

D/C:SMD

• Possible to assert random column address every clock cycle • Interleaved auto refresh mode • Programmable burst lengths and sequences - 1,2,4,8,full page for Sequential type - 1,2,4,8 for Interleave type • Programmable /CAS latency ; 2,3 clocks • Support clock suspend/power down mode by CKE0, CKE1 • Data mask function by DQM • Mode register set programming ...

93LC66XISN

Vendor:340D/C:SMD8

93LC66XISN

Vendor:340D/C:SMD8

93LC76

Vendor:MICPackage Cooled:SOP

The on-chip charge pump high side driver stage is floating and referenced to the source of the power MOSFET. Thus the logic to power ground isolation can be as high as 50V. This allows operation with larger offset as well as controlling the switch during load energy recirculation or regeneration. A diagnostic pin is provided for status feedback of short circuit, over temperature and open load detection.

93LC76

Vendor:MICPackage Cooled:SOP

93LC76C-I/P

Vendor:MICROCHIPPackage Cooled:N/AD/C:09+

TransceiversClowering overall system interoperability and reliability risks. Flexible interfaces support a wider variety of application needsCfiber for long distances or an additional 100TX port. Sufficient address range handles all remote office, branch office and home office needs. Flexible architecture enables high engineering leverage when designing multiple platforms. CPUs are not required to initiali...

93LC76-I/SN

Vendor:MICROCHIPPackage Cooled:SOP-8D/C:06+

The TLC2272/4 also makes great upgrades to the TLC272/4 or TS272/4 in standard designs. They offer increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows them to be used in a wider range of applications.

93LC76-I/SN

Vendor:MICROCHIPPackage Cooled:SOP-8D/C:06+

93LC76P

Vendor:MICPackage Cooled:DIP-8D/C:06+

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The de-

93LC76P

Vendor:MICPackage Cooled:DIP-8D/C:06+

93LC78I/SN

Vendor:7500Package Cooled:MicrochipD/C:06+

93LC86/P

Vendor:MICROCHIPackage Cooled:DIP-8D/C:06+

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses effectively are isolated.