Current position: Home > SiteMap Index > Index D > Page 182
Index "D"

DM54LS03J/883B

DM54LS04AJ

D/C:CDIP

DM54LS04AJ/883

D/C:CDIP

DM54LS04J

Vendor:NSPackage Cooled:00+D/C:2035

Notes: Notes 1 through 6 are applicable to the Receiver Differential Resistance and Differential Capacitance specifications: (1) Specifications include both transmitter and receiver (tied together internally). (2) Measurement of impedance is directly between pins TX/RX A(B) and TX/RX A(B) of the BU-65178/61588X3 hybrid. (3) Assuming the connection of all power and ground inputs to the hybrid. (4) The ...

DM54LS04J/883B

D/C:08+

The DS1225AB and DS1225AD execute a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip Enable) and OE (Output Enable) are active (low). The unique address specified by the 13 address inputs (A0 -A12) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within tACC (Access Time) after the last address input signal is stable...

DM54LS04W/883B

Vendor:TOSHIBAPackage Cooled:CDIPD/C:520

DM54LS04W/883C

Vendor:NSCPackage Cooled:04D/C:6

The AVPro5002C device is an audio/video switching IC that supports an input/output port, an input only port, and an output only port. The device includes multiplexers that allow the inputs to be routed to the outputs in various configurations. Additional outputs are provided to drive an external RF modulator. The video outputs of the multiplexers are buffered to drive 137-ohm loads. The audio outputs are bu...

DM54LS04W-MLS

Vendor:NSCD/C:98

High-side high current switch with active low Enable Up to 2.4A continuous current on the output Over-current limits at 2.4A min 10msec min fault blanking delay on OC# output prevents false overcurrent alarms Prevents backdrive current when host powered off Low operating current (95µA typ.) Low quiescent current when disabled (<1µA max) Small 8-Lead SOIC package

DM54LS05J/883

Vendor:105D/C:N/A

Hynix HYMD512G726(L)4M-K/H/L series is Low Profile registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 128Mx72 high-speed memory arrays. Hynix HYMD512G726(L)4M-K/H/L series consists of eighteen 128Mx4 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate. Hynix HYMD512G726(L)4M-K/H/L series provide a high performance 8-byte interfac...

DM54LS05W/883

Vendor:NS

Positive digital supply pin. This pin should be connected to the same quiet +3.3V source as is VA and bypassed to DGND with a 0.1 µF monolithic capacitor in parallel with a 10 µF capacitor, both located within 1 cm of the power pin.

DM54LS05W/883C

Vendor:NS

DM54LS06J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:2246

DM54LS08J/883B

Vendor:NSPackage Cooled:DIPD/C:82+

The DM54LS08J/883BA power assembly consists of input rectifiers, NTC thermistor, output inverter and connectors mounted on an Insulated Metal Substrate (IMS) substrate. The input side em- ploys surface mount 1600V rated SMD-220 rectifier diodes and the inverter section employs surface mount SMD-10, 1200V

DM54LS08J/883C

Vendor:11Package Cooled:NSD/C:N/A

• FR60Lite CPU • 32-bit RISC, load/store architecture with a five-stage pipeline • Maximum operating frequency : 33 MHz (oscillation frequency 4.192 MHz, oscillation frequency 8-multiplier (PLL clock multiplication method) • 16-bit fixed length instructions (basic instructions) • Execution speed of instructions : 1 instruction per cycle • Memory-to-memory transfer...

DM54LS08J-MLS

Vendor:NSPackage Cooled:CDIP14D/C:9807

By incorporating so many major features into a single M68300 family chip, a system designer can realize significant savings in design time, power consumption, cost, board space, pin count, and programming. The equivalent functionality can easily require 20 separate components. Each component might have 16C64 pins, totaling over 350 connections. Most of these connections require interconnects or are duplic...

DM54LS09J

Vendor:NSCPackage Cooled:06+D/C:800

DM54LS09J/883B

Vendor:NSD/C:01+

ATS278 is an integrated Hall sensor with two output drivers and rotor speed output, typically designed for electronic commutation of two-phase brush-less DC fan applications. On-chip Hall sensor will generate Hall voltage due to magnetics sensing. The amplifier will amplify the Hall voltage. The Schmitt trigger determines switching hysteresis and then control internal drivers on/off to sink load current. Me...

DM54LS107/883B

D/C:CDIP

DM54LS107J

Vendor:55D/C:N/A

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Note 2: The FB pin is protected by an ESD diode to the ground. If the FB input voltage exceeds C0.3V below ground, the FB input current should be limited to less than 10mA. If the FB input voltage is greater than 5V, the FB input current is expected to meet specified performance from Typical Performance Cha...

DM54LS109AJ

Vendor:NSPackage Cooled:DIP

In addition, Dallas Semiconductor's continuous reliability monitor program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards. The current status of the reliability monitor program can be viewed at http://www.maxim-ic.com/TechSupport /dsreliability.html.

DM54LS109AJ

Vendor:NSPackage Cooled:DIP

In addition, Dallas Semiconductor's continuous reliability monitor program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards. The current status of the reliability monitor program can be viewed at http://www.maxim-ic.com/TechSupport /dsreliability.html.

DM54LS109J/883QS

Vendor:NSPackage Cooled:CDIP16D/C:01+

q DIGITAL ISOLATION FOR A/D, D/A CONVERSION q DM54LS109J/883QS UART INTERFACE q MULTIPLEXED DATA TRANSMISSION q DM54LS109J/883QS PARALLEL TO SERIAL INTERFACE q TEST EQUIPMENT q MICROPROCESSOR SYSTEM INTERFACE q DM54LS109J/883QS LINE RECEIVER q GROUND LOOP ELIMINATION

DM54LS109J/883QS

Vendor:NSPackage Cooled:CDIP16D/C:01+

q DIGITAL ISOLATION FOR A/D, D/A CONVERSION q DM54LS109J/883QS UART INTERFACE q MULTIPLEXED DATA TRANSMISSION q DM54LS109J/883QS PARALLEL TO SERIAL INTERFACE q TEST EQUIPMENT q MICROPROCESSOR SYSTEM INTERFACE q DM54LS109J/883QS LINE RECEIVER q GROUND LOOP ELIMINATION

DM54LS10E/883

Vendor:NSCD/C:99

DM54LS10J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:3

SUMMARY DESCRIPTION The M29W320D is a 32 Mbit (4Mb x8 or 2Mb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be per- formed using a single low voltage (2.7 to 3.6V) supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM. The memory is divided into blocks that can be erased independently so it is possi...

DM54LS10J/883

Vendor:N/APackage Cooled:N/AD/C:08+09+

DM54LS112J

Vendor:NSPackage Cooled:DIP16陶瓷D/C:90+

Command Line Format Command lines issued to the modem follow a strict format. Each command begins with the prefix AT. The command line is stored in the command buffer and executed upon receipt of a carriage return. Until executed, the command line can be edited with the backspace key.

DM54LS113/883

DM54LS113J/883B

Vendor:TIPackage Cooled:DIP14D/C:N/A

Discontinuous mode operation provides high efficiency operation at light loads. A forced continuous control pin reduces noise and RF interference, and can assist secondary winding regulation by disabling discontinuous operation when the main output is lightly loaded. Fault protection is provided by internal foldback current limit- ing, an output overvoltage comparator and an optional short-circuit shutdown t...

DM54LS113M/883B

DM54LS113W/883B

DM54LS11J/883C

Vendor:NSPackage Cooled:DIP14陶瓷D/C:86+

The 33099 uses a feedback voltage to establish an alternator field current that is in harmony with system load currents. The output voltage is monitored by an internal voltage divider scheme and compared to an internal voltage ramp referenced to a bandgap voltage. This approach provides precision output voltage control over a wide range of temperature, electrical loads, and engine RPM.

DM54LS11W/883

Vendor:NSCD/C:98

Function Clock source selection 0: clocks pass PLL, use XIN (pin 12) 1: bypass PLL, use CLKIN (pin 11) External clock source; bypass PLL Crystal oscillator in, or external clock in; if external clocks used, leave Xout (pin 13) unconnected Crystal oscillator out Pixel clock output Output enable. 0: enable, 1: disable LSB of SIF slave address SIF master/slave selection. 0: slave, 1: master SIF ...

DM54LS122J

D/C:CDIP

DM54LS125AJ

D/C:08+

* On products compliant to MIL-PRF-38535, this parameter does not apply. † All typical values are at VCC = 5 V. ‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

DM54LS125AJ/883

Vendor:NSCPackage Cooled:DIP

The output voltage transient comparators provide a quick response , first strike, approach to output voltage transients. The output voltage is sensed through a resistor divider at the OSNS pin. If an overvoltage condition is detected the HDRV gate drive is shut-off and the LDRV gate drive is turned on until the output is returned to regulation. Similarly, if an output undervoltage condition is sensed the ...

DM54LS125AW/883

Vendor:NSCD/C:98

DM54LS125AW/883QS

DM54LS125J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:9

Inside 5B45 & 5B46 Modules C The 5B45/46 internal circuitry compares the input signal to the user-selected threshold (VT) and hysteresis (VH). Signals of virtually any wave shape that exceed the combined threshold and hystersis levels (VT +VH)will trigger a comparator at a rate determined by the input frequency. The comparator output is then transmitted across a proprietary transformer-coupled iso...

DM54LS125J/883

Vendor:TIPackage Cooled:DIP14D/C:N/A

DESCRIPTION The ULQ2001A, ULQ2002A, ULQ2003 and ULQ2004A are high voltage, high current darlington arrays each containing seven open collector dar- lington pairs with common emitters. Each channel is rated at 500 mA and can withstand peak currents of 600 mA. Suppression diodes are included for induc- tive load driving and the inputs are pinned opposite the outputs to simplify board layout. The four...

DM54LS125J/883B

Vendor:NSPackage Cooled:DIP14陶瓷D/C:83+

/RCS0 -->/CS : SDRAMs D0-D8 /RCS1-->/CS : SDRAMs D9 - D17 RBA0-RBA1--> : BA0-BA1:SDRAMs D0-D17 RA0 -R A11 -->A0 - A11 : SDRAMs D0 - D17 /RRAS --> /RAS : SDRAMs D0 - D17 /RCAS --> /CAS : SDRAMs D0 - D17 RCKE0 --> CKE : SDRAMs D0 - D8 RCKE1 --> CKE : SDRAMs D9-D17 /RWE --> /WE : SDRAMs D0 - D17

DM54LS126/883

Vendor:NSPackage Cooled:CDIP

DM54LS133J

Vendor:N/APackage Cooled:143D/C:N/A

• Low forward voltage • Very high switching speed • Low junction capacity of GaAs - low reverse current peak at turn off • Soft turn off • Temperature independent switching behaviour • High temperature operation capability • Epoxy meets UL 94V-0

DM54LS133J/883

Vendor:NSPackage Cooled:CDIP16D/C:N/A

Sony Ericsson has earlier announced (June 24, 2003) the decision to increase its focus on GSM/EDGE/UMTS and Japanese standards. Further to the phase-out of Sony Ericssons American CDMA business and GSM R&D activities in Munich, total restructuring costs are estimated to approximately Euro 70 million of which Euro 58 million has been recognized in the second quarter. The restructuring activities are well ...

DM54LS133J/883

Vendor:NSPackage Cooled:CDIP16D/C:N/A

Sony Ericsson has earlier announced (June 24, 2003) the decision to increase its focus on GSM/EDGE/UMTS and Japanese standards. Further to the phase-out of Sony Ericssons American CDMA business and GSM R&D activities in Munich, total restructuring costs are estimated to approximately Euro 70 million of which Euro 58 million has been recognized in the second quarter. The restructuring activities are well ...

DM54LS133J/883C

Vendor:NSPackage Cooled:DIP-16D/C:08+

DM54LS138E/883

Vendor:NSD/C:01+

• Learn C Learning involves the receiver calculating the transmitters appropriate crypt key, decrypting the received hopping code and storing the serial number, synchronization counter value and crypt key in EEPROM. The KEELOQ product family facil- itates several learning strategies to be imple- mented on the decoder. The following are examples of what can be done. - Simple Learning The...

DM54LS138J

Vendor:NSPackage Cooled:00+D/C:2035

In order to allow maximum flexibility for system designers, the CINT# of the PC card 32-bit may be programmed to steer to either INTA# or INTB# of the PCI bus. Further, the interrupts may be programmed to route through the bridge to either PCI INT lines or IRQ interrupts on the ISA bus.

DM54LS138J/883C

Vendor:17Package Cooled:NSD/C:N/A

One of the benefits of ISDs ChipCorder technology is the use of on-chip nonvolatile memory, which pro- vides zero-power message storage. The message is retained for up to 100 years (typically) without power. In addition, the device can be re-record- ed over 100,000 times (typically).

DM54LS138W/883C

Vendor:NSPackage Cooled:SOP16

DM54LS139E/883

Vendor:NSCD/C:2005

DM54LS139J/883

Vendor:NSD/C:01+

At turn-on, the external gate capacitor of the N-Channel MOSFET is charged with a 10µA current source resulting in a programmable ramp (soft start turn-on). The internal ISL6115 charge pump supplies the gate drive for the 12V supply switch driving that gate to ~VDD +5V, for the other three ICs the gate drive voltage is limited to the chip bias voltage, VDD.

DM54LS139J/883

Vendor:NSD/C:01+

At turn-on, the external gate capacitor of the N-Channel MOSFET is charged with a 10µA current source resulting in a programmable ramp (soft start turn-on). The internal ISL6115 charge pump supplies the gate drive for the 12V supply switch driving that gate to ~VDD +5V, for the other three ICs the gate drive voltage is limited to the chip bias voltage, VDD.

DM54LS139J/883B

Vendor:105D/C:N/A

DESCRIPTION Using the latest high voltage technology based on a patented strip layout, STMicroelectronics has designed an advanced family of IGBTs, the Pow- erMESH™ IGBTs, with outstanding performances. The suffix S identifies a family optimized achieve minimum on-voltage drop for low frequency appli- cations (<1kHz).

DM54LS139J/883C

D/C:08+

An address sequence is started when the control section of the Sequence Generator receives the internal START signal from the Start Circuitry. When the START signal is received, the control section multiplexes the contents of the Start Address Register and a 0 to the adder. The result of this summation is the first address in the first block of the address sequence. This value is stored in the Block St...

DM54LS13J/883B

Vendor:N/APackage Cooled:55D/C:N/A

♦ Available to MIL-STD - 883 ♦ MIL-M38510/11501BXA - JAN7905T ♦ MIL-M38510/11505BYA - JAN7905K ♦ MIL-M38510/11502BXA - JAN7912T ♦ MIL-M38510/11506BYA - JAN7912K ♦ MIL-M38510/11503BXA - JAN7915T ♦ MIL-M38510/11507BYA - JAN7915K ♦ LMI level "S" processing available

DM54LS14J

Vendor:NSPackage Cooled:00+D/C:2035

Note 2: Unless otherwise noted, specifications apply for −55˚C Tj +150˚C for the LM123, −40˚C Tj +125˚C for the LM323A, and 0˚C Tj +125˚C for the LM323. Although power dissipation is internally limited, specifications apply only for P 30W.

DM54LS151E/883

Vendor:NSCD/C:98

DM54LS151J/883

Vendor:NSPackage Cooled:DIPD/C:04+

As a member of the 51LPC microcontroller family, the 87LPC768 offers an 8-bit ADC with four multiplexed channels and an 8-bit Pulse Width Modulator (PWM.) Further, the device provides 4K of OTP code memory and 128 bytes of data SRAM, making it suitable for high-level programming. The code memory is In-System Programmable (ISP) through a serial interface. Other embedded features that reduce the need for...

DM54LS151W/883C

Vendor:NSCPackage Cooled:04D/C:21

Diagnostic outputs can be continuously monitored to protect the driver from short-to-battery, short-to-supply, bridge-open, and battery under/overvoltage conditions. Additional protection features include dead-time, VDD undervoltage, and thermal shutdown.

DM54LS154J

Vendor:NSPackage Cooled:DIP24陶瓷D/C:85+

Differential inputs Near zero pop & click 100dB PSRR @ 217Hz with grounded inputs Operating from VCC = 2.5V to 5.5V 1W RAIL to RAIL output power @ Vcc=5V, THD=1%, F=1kHz, with 8Ω load 90dB CMRR @ 217Hz Ultra-low consumption in standby mode (10nA) Selectable standby mode (active low or active high Ultra fast startup time: 15ms typ. Available in DFN10 3x3, 0.5mm pitch & MiniSO8 All lead-fre...

DM54LS154J/883

Vendor:NSPackage Cooled:CDIP

2. MATERIAL: Units are encapsulated in a low thermal resistance molding compound which has excellent chemical resistance and electrical properties in high humidity environments and over a wide operating temperature range. The encapsulant and outer shell of the unit have UL94V-0 ratings. Lead material is solder plated to allow ease of solderability.

DM54LS154J/883B

Vendor:NSPackage Cooled:DIP24陶瓷D/C:84+

• In the state where the high side gate is VH and the low side gate is VL, the high side FET connected to the VH pin will be on and the low side FET connected to the UL pin will also be on. • Since the HP output is an open collector output, the high output level is the open state.

DM54LS154J/883B

Vendor:NSPackage Cooled:DIP24陶瓷D/C:84+

• In the state where the high side gate is VH and the low side gate is VL, the high side FET connected to the VH pin will be on and the low side FET connected to the UL pin will also be on. • Since the HP output is an open collector output, the high output level is the open state.

DM54LS154W-MLS

Vendor:NSCD/C:2004

DM54LS157/883B

Vendor:N/APackage Cooled:100D/C:N/A

DM54LS157/883B

Vendor:N/APackage Cooled:100D/C:N/A

DM54LS157J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:4

Designed for use in solid state relays, MPU interface, TTL logic and any other light industrial or consumer application. Supplied in an inexpensive TOC92 package which is readily adaptable for use in automatic insertion equipment. • OneCPiece, InjectionCMolded Package • Blocking Voltage to 600 Volts • Sensitive Gate Triggering in Four Trigger Modes (Quadrants) for all possible Combinatio...

DM54LS157J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:4

Designed for use in solid state relays, MPU interface, TTL logic and any other light industrial or consumer application. Supplied in an inexpensive TOC92 package which is readily adaptable for use in automatic insertion equipment. • OneCPiece, InjectionCMolded Package • Blocking Voltage to 600 Volts • Sensitive Gate Triggering in Four Trigger Modes (Quadrants) for all possible Combinatio...

DM54LS157J/883

Vendor:N/APackage Cooled:130D/C:N/A

NOTE: 1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute- maximum-rated conditions for extended periods may affect device reliability.

DM54LS157J/883C

Vendor:NSPackage Cooled:DIP16陶瓷D/C:88+

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and VSS to minimize transie...

DM54LS157W/883

Vendor:NSCD/C:98

DM54LS158J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:3

Widebus E Family Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required Typical VOLP (Output Ground Bounce) <1 V at VCC = 5 V, TA = 25C High-Impedance State During Power Up and Power Down Ioff and Power-Up 3-State Support Hot Insertion Distributed VCC and GND Pins Minimize High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout Latch-Up Per...

DM54LS158J/883B

Vendor:105D/C:N/A

Sending the WREN op-code causes the internal Write Enable Latch to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL=1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no effect. Completing any write operation will automatically clear the write-enable latch and prevent further writes without another WREN comman...

DM54LS158J/883B

Vendor:105D/C:N/A

Sending the WREN op-code causes the internal Write Enable Latch to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL=1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no effect. Completing any write operation will automatically clear the write-enable latch and prevent further writes without another WREN comman...

DM54LS15W/883

Vendor:NSCD/C:95

DM54LS15W-MLS

Vendor:NSCD/C:98

DM54LS161AJ/883

Vendor:NSPackage Cooled:DIP16陶瓷D/C:92+

Certain 8051 SFR addresses are populated to provide fast access to critical FX2LP functions. These SFR additions are shown in Table 3-1. Bold type indicates non-standard, enhanced 8051 registers. The two SFR rows that end with 0 and 8 contain bit-addressable registers. The four I/O ports ACD use the SFR addresses used in the standard 8051 for ports 0C3, which are not implemented in FX2LP. Because of t...

DM54LS161J/883

Vendor:N/APackage Cooled:1100D/C:N/A

Having now calculated the peak inductor current, we can look at what this does to the inductor. The fundamental fact to know is that as the current through an inductor increases, its inductance decreases. This is due to the underlying phys- ics of the core material. How much the inductance decreases is the important question: if it decreases too much, the con- verter may not work properly any more. The...

DM54LS161J-MLS

Vendor:NSPackage Cooled:CDIP16D/C:9845

-331.40 -194.50 -48.00 87.40 235.20 383.40 530.40 678.60 875.00 1003.00 1134.80 1262.80 1394.60 1522.60 1654.40 1782.40 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70 1775.70

DM54LS162AE/883

Vendor:NSCD/C:93

DM54LS162AW/883

Vendor:NSCD/C:93

DM54LS163AJ

Vendor:105D/C:N/A

DM54LS163AJ

Vendor:105D/C:N/A

DM54LS163AJ/883

Vendor:NSCPackage Cooled:06+D/C:800

The 16K-byte boot block can be used to store key system data that is seldom changed in normal operation. To protect data within this memory sector, the RP pin can be used to provide a lockout to eliminate either accidental erase or program operations. When RP is operated with normal TTL / CMOS logic levels, the contents of the boot block cannot be erased or reprogrammed. Changes to the contents of the boo...

DM54LS163AJ/883QS

DM54LS163J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:7

range in compliance with present and future application needs, including non temperature con- trolled environments. The mechanical design offers the choice of surface mount or through-hole versions, delivered in ready- to-use tubes, trays or tape & reel package, and compatibility with semi and fully aqueous cleaning processes. The PKF series is manufactured using highly automated manufacturing lines wi...

DM54LS163J/883

Vendor:NSPackage Cooled:DIP14D/C:08+

The H8/3644 Series has a system-on-a-chip architecture that includes such peripheral functions as a D/A converter, five timers, a 14-bit PWM, a two-channel serial communication interface, and an A/D converter. This makes it ideal for use in advanced control systems.

DM54LS163J/883B

Vendor:NSPackage Cooled:CDIP16

The error signal from the optocoupler is fed into this input. It is loaded with a 2.7 kW resistor which converts the opto current into a voltage. There is a 7.0 kHz, single pole, low pass filter between this pin and the error amp input. A 10 volt clamp is also connected to this pin to protect the device from ESD damage or overvoltage con- ditions.

DM54LS163J/883B

Vendor:NSPackage Cooled:CDIP16

The error signal from the optocoupler is fed into this input. It is loaded with a 2.7 kW resistor which converts the opto current into a voltage. There is a 7.0 kHz, single pole, low pass filter between this pin and the error amp input. A 10 volt clamp is also connected to this pin to protect the device from ESD damage or overvoltage con- ditions.

DM54LS164J/883B

Vendor:TOSHIBAPackage Cooled:CDIPD/C:6

DM54LS164J/883C

Vendor:N/APackage Cooled:N/AD/C:08+09+

This is an N-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

DM54LS165J-MLS

Vendor:NSPackage Cooled:CDIP16D/C:9844

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

DM54LS165J-MLS

Vendor:NSPackage Cooled:CDIP16D/C:9844

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

DM54LS165W-MLS

Vendor:NSCD/C:98

DM54LS169AW-MLS

Vendor:NSCD/C:98

DM54LS169J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:4

The AD10678 is a 16-bit, high performance, analog-to-digital converter for applications that demand increased SNR levels. Exceptional noise performance and a typical signal-to-noise ratio of 80 dBFS are obtained by digitally postprocessing the outputs of four ADCs. Only a single analog input and PECL sampling clock, as well as 3.3 V and 5 V power supplies, are required.

DM54LS169J

Vendor:TOSHIBAPackage Cooled:CDIPD/C:4

The AD10678 is a 16-bit, high performance, analog-to-digital converter for applications that demand increased SNR levels. Exceptional noise performance and a typical signal-to-noise ratio of 80 dBFS are obtained by digitally postprocessing the outputs of four ADCs. Only a single analog input and PECL sampling clock, as well as 3.3 V and 5 V power supplies, are required.

DM54LS169J/883

Vendor:NSD/C:00+

Case: JEDEC TO-247AD molded plastic body over passivated chips Terminals: Plated leads solderable per MIL-STD-750, Method 2026 High temperature soldering guaranteed: 250C, 0.16" (4.06mm) from case for 10 seconds Polarity: As marked Mounting Position: Any Weight: 2.2 oz., 6.3 g

DM54LS169J/883C

Vendor:NSPackage Cooled:DIP16陶瓷D/C:88+

The output stages switch at half the oscillator frequency, in a push/pull configuration. When the voltage on the RC pin is rising, one of the two outputs is high, but during fall time, both outputs are off. This dead time between the two outputs, along with a slower output rise time than fall time, insures that the two outputs can not be on at the same time. This dead time is typically 60 ns to 200 ns and...

Page: Pages: 182/317  At 10 181 182 183 184 185 186 187 188 189 190 Under 10
Home | About Us | Link | Contact | Website map

© 2008 SeekChips.com Corp.All Rights Reserved.