Current position: Home > SiteMap Index > Index E > Page 24
Index "E"

EC3581

Vendor:ECMOSPackage Cooled:07+D/C:2065

In case of evaluating via DAC(AK4394), the AK4394 needs to be controlled by serial control. The default set-up of AK4394 audio format is 16bit right justified, but AK4112B is left justified slave mode. Please adjust those two audio formats. In detail, please refer those datasheets.

EC3590

The C6202/02B/03/04 device has a powerful and diverse set of peripherals. The peripheral set includes multichannel buffered serial ports (McBSPs), general-purpose timers, a 32-bit expansion bus (XB) that offers ease of interface to synchronous or asynchronous industry-standard host bus protocols, and a glueless 32-bit external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchrono...

EC3591

Vendor:SUMPackage Cooled:DIPD/C:03+

DIGITAL INPUT CURRENT Input High Current, IIH Input Low Current, IIL Input Capacitance, CIN EEPROM RELIABILITY Endurance9 Data Retention10 SERIAL BUS TIMING Clock Frequency, fSCLK Glitch Immunity, tSW Bus Free Time, tBUF Start Setup Time, tSU; STA Start Hold Time, tHD; STA SCL Low Time, tLOW SCL High Time, tHIGH SCL, SDA Rise Time, tr SCL, SDA Fall Time, tf Data Setup Time, tSU; DAT ...

EC3592AR

Vendor:N/APackage Cooled:N/AD/C:08+09+

This input is programmable. It functions as a read-write input (R/W) and can also be configured as a write-only input (WR), which is active low and used as data write select from the processor. In this case, the RD input is used as a read input from the processor. See timing section.

EC3592AR

Vendor:N/APackage Cooled:N/AD/C:08+09+

This input is programmable. It functions as a read-write input (R/W) and can also be configured as a write-only input (WR), which is active low and used as data write select from the processor. In this case, the RD input is used as a read input from the processor. See timing section.

EC3592RS

Vendor:ECMOSPackage Cooled:07+D/C:2055

s Generic processor interface (nonmultiplexed and variable latency) with a configurable 32-bit or 16-bit external data bus; the processor interface can be defined as variable-latency or SRAM type (memory mapping) s Slave DMA support for reducing the load of the host system CPU during the data transfer to or from the memory s Integrated phase-locked loop (PLL) with a 12 MHz crystal or an exte...

EC3597DR

Vendor:ECMOSPackage Cooled:07+D/C:2100

The ADSP-21262 is code compatible at the assembly level with the ADSP-21266, ADSP-21160 and ADSP-21161, and with the first generation ADSP-2106x SHARC DSPs. The ADSP-21262 shares architectural features with the ADSP-2126x and ADSP-2116x SIMD SHARC family of DSPs, as detailed in the following sections.

EC35AH220403

Vendor:ALPSPackage Cooled:switch

EC35B154H401

Vendor:ALPSPackage Cooled:switch

EC36-470K / LGA0410-470K

EC36-821K / LGA0410-821K

EC3720ETTTS-33.333MTR

Vendor:ECLIPackage Cooled:605D/C:45

VOLTAGE OUTPUT versus APPLIED DIFFERENTIAL PRESSURE The output voltage of the differential or gauge sensor increases with increasing pressure applied to the pressure side (P1) relative to the vacuum side (P2). Similarly, output voltage increases as increasing vacu- um is applied to the vacuum side (P2) relative to the pressure side (P1).

EC376P

EC377E

EC377PB

EC38T-32.768 KHZ

EC390BX555

EC390CX500

EC390NX500

EC390NX555

EC390PBX555

EC391L

EC393D

EC395E

EC397P

EC398PB

EC3A01B-V4A-TL

Vendor:SANYOPackage Cooled:0402后面3点D/C:05+

Auto Erase Command Auto Erase Command is the command for automated erase and erase-verify of all bytes, and Auto Erase is initiated by twice of the Erase Command (30H) consecutively to the command latch. First, the preprogram operation is initiated at the rising edge of WE in second write cycle, and so all byte become zero data. Second, erase and erase-verify begin, automatically. So it is not necessary...

EC3A01FV4-TL

EC3A01T-V5-TL

Vendor:SANYOPackage Cooled:BGAD/C:04+

EC3A11

• SAW (Surface Acoustic Wave) IF filters • RSSI measurement components • IF amplifiers • Oscillator components • Package optimization enables low-cost 2-layer system PCB • Minimal in-house RF expertise required

EC3A12H

Vendor:cinconPackage Cooled:cinconD/C:dc03

EC3A23

EC3A26

Vendor:CINCONPackage Cooled:08+D/C:86

ADJ: In the adjustable version, the user programs the output voltage with two external resistors. The resistors should be 0.1% for high accuracy. The output amplifier is configured as a non-inverting-operational amplifier. The resistors should meet the criteria of R3 || R4 < 100 Ω. Connect ADJ to VOUT for an output voltage of 1.2 V. Note that the point at which the feedback network is connected to...

EC3H02B-TL

Vendor:SANYOPackage Cooled:BGAD/C:04+

† For execution of these commands on cycle n: C CKE (nC1) must be high, or C tCESP must be satisfied for power-down exit, or C tCESP and tRC must be satisfied for self-refresh exit, or C tCES and nCLE must be satisfied for clock-suspend exit. DQMx(n) is a dont care. ‡ All other unlisted commands are considered vendor-reserved commands or illegal commands. Auto-refresh or self-refresh ...

EC3H03B-TL/C

Vendor:SONYO

EC3H05B-TL

Vendor:SANYOPackage Cooled:402D/C:08+

The HY29F800s sector erase architecture allows any number of array sectors to be erased and re- programmed without affecting the data contents of other sectors. Device erasure is initiated by executing the Erase Command. This initiates an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase cycles, the devic...

EC3H05B-TL

Vendor:SANYOPackage Cooled:402D/C:08+

The HY29F800s sector erase architecture allows any number of array sectors to be erased and re- programmed without affecting the data contents of other sectors. Device erasure is initiated by executing the Erase Command. This initiates an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase cycles, the devic...

EC3H06B

Vendor:SANYOPackage Cooled:402D/C:08+

The transmit section of the CYP15G0401DXA Quad HOTLink II consists of four byte-wide channels that can be operated independently or bonded to form wider buses. Each channel can accept either 8-bit data characters or pre-encoded 10-bit transmission characters. Data characters are passed from the Transmit Input Register to an embedded 8B/10B Encoder to improve their serial transmission characteristics. T...

EC3-LC241012

Vendor:STPackage Cooled:PQFP-100D/C:2

Preliminary product information describes products that are in production, but for which full characterization data is not yet available. Cirrus Logic, Inc. and its subsidiaries (Cirrus) believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided AS IS without warranty of any kind (express or implied). Customer...

EC40A1520401

Vendor:ALPSPackage Cooled:switch

EC4101-G

Vendor:N/APackage Cooled:SOPD/C:05+

EC4290

Vendor:NECPackage Cooled:QFP

Housed in SOIC−8 or PDIP−8 package, the NCP1200A enhances the previous NCP1200 series by offering a reduced optocoupler current together with an increased drive capability. Due to its novel concept, the circuit allows the implementation of complete off−line AC−DC adapters, battery charger or a SMPS where standby power is a key parameter. With an internal structure operating at ...

EC4290

Vendor:NECPackage Cooled:QFP

Housed in SOIC−8 or PDIP−8 package, the NCP1200A enhances the previous NCP1200 series by offering a reduced optocoupler current together with an increased drive capability. Due to its novel concept, the circuit allows the implementation of complete off−line AC−DC adapters, battery charger or a SMPS where standby power is a key parameter. With an internal structure operating at ...

EC429332-1E

length is 24 bits with triangular PDF dither added for dynamic range and THD+N tests. Idle channel SNR is measured with both the soft and zero data mute functions disabled and 0% full-scale input data with no dither applied. The measurement bandwidth is limited by using the Audio Precision 10Hz high-pass filter in combination with either the AES17 20kHz low-pass filter or AES17 40kHz low-pass filter. All...

EC4304C

Vendor:SANYOPackage Cooled:0402后面4点D/C:05+

The 16-bit synchronization counter is the basis behind the transmitted code word changing for each transmis- sion; it increments each time a button is pressed. Due to the code hopping algorithms complexity, each incre- ment of the synchronization value results in greater than 50% of the bits changing in the transmitted code word.

EC4304C

Vendor:SANYOPackage Cooled:0402后面4点D/C:05+

The 16-bit synchronization counter is the basis behind the transmitted code word changing for each transmis- sion; it increments each time a button is pressed. Due to the code hopping algorithms complexity, each incre- ment of the synchronization value results in greater than 50% of the bits changing in the transmitted code word.

EC444C

EC447M

EC447PB

EC448M

EC448PB

EC449PM

EC48117H-1.8

Vendor:E-CMOSPackage Cooled:SOT223D/C:04+

Note 10: For the two groups of outputs on a part (Group A and Group B), the following are determined: the maximum output current in the group (MAX), the minimum output current in the group (MIN), and the average output current of the group (AVG). For each group, two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN)/AVG. The largest number of the two (worst case) is considered the matching figure ...

EC48117H-1.8 EI

Vendor:E-CMOSPackage Cooled:SOT223D/C:04+

EC48117H-1.8TR

Vendor:AACD/C:STO-223

EC48117H-ADJ

Vendor:E-CMOSPackage Cooled:SOT223D/C:04+

dt of greater than 10 kV/µs. This clamp circuit has a MOSFET that is enhanced when high dV/dt spikes occur between MT1 and MT2 of the TRIAC. When conducting, the FET clamps the base of the pho- totransistors, disabling the firs stage SCR predriver The 600/800 V blocking voltage permits control of off- line voltages up to 240 VAC, with a safety factor of more than two, and is sufficient for as m...

EC48117H-ADJ EI

Vendor:E-CMOSPackage Cooled:SOT223D/C:04+

EC4817-1.8 EI

Vendor:E-CMOSPackage Cooled:SOT223D/C:04+

EC4817-1.8 EI

Vendor:E-CMOSPackage Cooled:SOT223D/C:04+

EC48324-F

EC48431AN-B

Vendor:E-CMOSPackage Cooled:SOT23D/C:04+

Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The outputs of these comparators are used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage. The value of this common-mode voltage is used during arbitration to set the speed of the next packet ...

EC48431BN-A

Vendor:E-CMOSPackage Cooled:SOT23D/C:04+

NOTES: 1. Inputs are capable of translating the following interface standards: Single-ended 3.3V LVTTL levels Single-ended 2.5V LVTTL levels Differential LVPECL levels Differential LVDS levels 2. 2-level inputs are static inputs and must be tied to VDD or GND. 3. Outputs can be LVPECL or LVDS.

EC48431BN-B EI

Vendor:E-CMOSPackage Cooled:SOT23D/C:04+

EC49431SAN8-BG

EC4A11H

Vendor:RSCPackage Cooled:N/AD/C:417

EC4H07C

Vendor:SANYOPackage Cooled:0603-后面4点D/C:05+

Tachyon TL focuses on mass storage applications for any topology that require Class 3 and 2 (via software) and SCSI upper layer protocol handling. Coupled with a high performance 33 MHz, 32/64-bit PCI bus interface, Tachyon TL provides a cost- effective, high-performance mass storage solution.

EC5564L

Vendor:E-CMOSPackage Cooled:SSOPD/C:02+

1) Rise time TR: time between turn-on of VCTR voltage until reach of 90% of full output power level. Fall time TF: as time between turn-off of VCTR voltage until reach of 10% of full output power level. Please note: Reduced Vccp,max for pulsed operation applies (see absolute maximum ratings).

EC5575-F

Vendor:E-CMOSPackage Cooled:TQFP48D/C:0611

Notes: 5. Distribution data sample size is 500 samples taken from 5 different wafers. Future wafers allocated to this product may have nominal values anywhere between the upper and lower limits. 6. Conversion Loss data has de-embed balun loss 0.8 dB @ 210 MHz.

EC5579-G

EC5579-HG

Vendor:E-CMOSPackage Cooled:QFPD/C:07+

EC570216-R1

Vendor:ECISIEMIPackage Cooled:98+D/C:SOP24

• MII interface supports an additional 100FX or 100TX connection enabling a ninth user port • Supports up to 4K MAC addresses • Flow control: full-duplex (802.3x) and half-duplex options supported • Supports automatic address learning and aging • Typical power consumption: 2.7W • 208-pin PQFP package • Optional management features:

EC570218-R2

The EC570218-R2 is a fully integrated 10/100/1000BASE-T Gigabit Ethernet Media Access Control and Physical Layer Transceiver solution for high-performance network applications. The EC570218-R2 combines a triple-speed, IEEE 802.3 compliant media access controller (MAC), a PCI bus interface, an on-chip buffer memory, and an integrated physical layer transceiver in a single device. The EC570218-R2 is fabrica...

EC575563-1

• An open-drain logic output. • An overvoltage-protected Schmitt logic input. Analog and switching LED intensity control is built in: • Individual 8-bit PWM control per output. • Individual 1-bit analog control (half/full) per output.

EC596518E-1

Vendor:N/APackage Cooled:N/AD/C:08+09+

CT: Short circuit timing capacitor and shutdown input for the UCC283-ADJ version. Pulling CT below 0.25V turns off the regulator and places it in a low quiescent current mode. A timing capacitor, C, from CT to GND programs the duration of the pulsed short circuit on-time. On-time, TON, is approximately given by: TON = 500k C.

EC596518E-1

Vendor:N/APackage Cooled:N/AD/C:08+09+

CT: Short circuit timing capacitor and shutdown input for the UCC283-ADJ version. Pulling CT below 0.25V turns off the regulator and places it in a low quiescent current mode. A timing capacitor, C, from CT to GND programs the duration of the pulsed short circuit on-time. On-time, TON, is approximately given by: TON = 500k C.

EC596518E-11-E

500 mW Rating on FR−4 or FR−5 Board Wide Zener Reverse Voltage Range − 2.4 V to 110 V Package Designed for Optimal Automated Board Assembly Small Package Size for High Density Applications General Purpose, Medium Current ESD Rating of Class 3 (>16 kV) per Human Body Model Pb−Free Packages are Available

EC596561A-1R-E

Functionally, the ÉlanSC300 microcontroller is a 100% DOS/Windows-compatible, PC/AT-compatible com- puter on a chip that is designed to furnish the customer with a high-performance, low-power system solution, providing state-of-the-art power management in a small physical footprint.

EC5BE12T

Vendor:cinconPackage Cooled:cinconD/C:dc06+

Output Noise Voltage C The rms ac voltage at the output, with constant load and no input ripple, measured over a specified frequency range. Leakage Current C Current drawn through a bipolar transistor collectorCbase junction, under a specified collector voltage, when the transistor is off. Upper Threshold Voltage C Voltage applied to the comparator input terminal, below the reference voltage which i...

EC601L

EC601P

EC601PB

EC602LM

EC60QC04

Package Cooled:SOT-252D/C:08+

Outputs of the data comparators are connected to the clock recovery circuits. The clock recovery system employs a phase locked loop with an auxiliary frequency-sensitive acquisition loop. This system permits the loop to independently lock to the frequency and phase of the incoming data stream without the need for an external, high precision tuned circuits or reference clock signal.

EC60QC04

Package Cooled:SOT-252D/C:08+

Outputs of the data comparators are connected to the clock recovery circuits. The clock recovery system employs a phase locked loop with an auxiliary frequency-sensitive acquisition loop. This system permits the loop to independently lock to the frequency and phase of the incoming data stream without the need for an external, high precision tuned circuits or reference clock signal.

EC612L

EC61S

EC627861C-1L

Since front polarizer is easily damaged, pay attention not to scratch it. Be sure to turn off power supply when inserting or disconnecting from input connector. Wipe off water drop immediately. Long contact with water may cause discoloration or spots. When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth. Since the panel is made of glass, it may break or crack if dropped or bump...

EC627863C-1L-E

attributes through memory-mapped control registers (MMRs) an extension not found on the i960 Kx, Sx or Cx processors. Physical and logical configu- ration registers enable the processor to operate with all combinations of bus width and data object alignment. The processor supports a homogeneous byte ordering model.

EC627863D-1L-E

Collector-to-Emitter Breakdown Voltage Continuous Collector Current Continuous Collector Current Pulsed Collector Current  Clamped Inductive Load Current ‚ Gate-to-Emitter Voltage Reverse Voltage Avalanche Energy ƒ Maximum Power Dissipation Maximum Power Dissipation Operating Junction and Storage Temperature Range Soldering Temperature, for 10 seconds Mounting torque, 6-32 ...

EC642500-E-1

HY57V653220B is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and out- puts are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.

EC648M

EC648PB

EC-754

Vendor:539Package Cooled:TECD/C:N/A

The SuperFlash technology provides fixed Erase and Program times, independent of the number of endurance cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technolo- gies, whose erase and program times increase with accumulated endurance cycles.

EC-772

Vendor:EXARPackage Cooled:SOPD/C:06+

The MAX4649 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxims continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxims quality and reliability standards.

EC-803

Vendor:940Package Cooled:TECD/C:N/A

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1525A/SG1527A with -55C TA 125C, SG2525A/SG2527A with -25C TA 85C, SG3525A/SG3527A with 0C TA 70C, and +VIN = 20V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

EC-804

Vendor:686Package Cooled:TECD/C:N/A

Teletext; a Teletext Clock/Teletext Data (TTC/TTD) based serial interface to selected teletext decoders (e.g. SAA9042). Alternatively, this interface can be programmed to provide data for Vertical Blanking Interval (VBI) insertion of teletext data. The interface therefore includes a teletext data request input (TTR). In this mode, the interface is compatible with the SAA7183 (EURO-DENC) TXT interface.

EC-804

Vendor:686Package Cooled:TECD/C:N/A

Teletext; a Teletext Clock/Teletext Data (TTC/TTD) based serial interface to selected teletext decoders (e.g. SAA9042). Alternatively, this interface can be programmed to provide data for Vertical Blanking Interval (VBI) insertion of teletext data. The interface therefore includes a teletext data request input (TTR). In this mode, the interface is compatible with the SAA7183 (EURO-DENC) TXT interface.

EC810PB

Vendor:EFARPackage Cooled:94+D/C:QFP

† All typical values are at 25C and with a 3.3 V supply. ‡ tsk(o) is the magnitude of the time difference between the tPLH or tPHL of all drivers of a single device with all of their inputs connected together. tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same ...

EC810PB

Vendor:EFARPackage Cooled:94+D/C:QFP

† All typical values are at 25C and with a 3.3 V supply. ‡ tsk(o) is the magnitude of the time difference between the tPLH or tPHL of all drivers of a single device with all of their inputs connected together. tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same ...

EC828100HOE

Package Cooled:TSOP

Page: Pages: 24/346  At 10 21 22 23 24 25 26 27 28 29 30 Under 10
Home | About Us | Link | Contact | Website map

© 2008 SeekChips.com Corp.All Rights Reserved.