Page 15 - Search "Q" - SiteMap

Current position: Home > SiteMap Index > Index Q > Page 15

Index "Q"

Quick search :A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9

Page:1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 45 41 30 50 41 31 45 38 38 39 36 35 51 39 36 30 49 46 38 42 33

QCPL-4714

Vendor:AVAGOPackage Cooled:07+PBD/C:10000

FEATURES The SP202E/232E/233E/310E/312E devices are a family of line driver and receiver pairs that meet the specifications of RS-232 and V.28 serial protocols with enhanced ESD perfor- mance. The ESD tolerance has been improved on these devices to over 15KV for both Human Body Model and IEC1000-4-2 Air Discharge Method. These devices are pin-to-pin compat- ible with Sipex's 232A/233A/310A/312A d...

QCPL-4714

Vendor:AVAGOPackage Cooled:07+PBD/C:10000

QCPL-4715

Package Cooled:DIP8D/C:00/01

The push-pull clock output drives a load to within 400mV of either supply rail. The clock output remains stable over the full operating voltage range and does not generate short output cycles during either power-on or changing of the frequency. A typical oscillating start- up is shown in the Typical Operating Characteristics.

QCPL-4716500

D/C:00+

The XR16L27521 (2752) is a low voltage dual universal asynchronous receiver and transmitter (UART) with 5 Volt tolerant inputs. The device operates from 2.25 to 5.5 Volt supply range and is pin-to-pin compatible to Exars ST16C2552 and XR16C2852. The 2752 register set is compatible to the ST16C2552 and the XR16C2852 enhanced features. It supports the Exars enhanced features of 64 bytes of TX and RX ...

QCPL-4716500

D/C:00+

QCPL4717

Vendor:hpPackage Cooled:hpD/C:dc97

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to...

QCPL4720

Vendor:hpPackage Cooled:hpD/C:dc93+

The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

QCPL7806

Power-On Reset Generator Automatic Reset Generation After Voltage Drop RESET Output Defined From VCC 1 V Precision Voltage Sensor Temperature-Compensated Voltage Reference True and Complement Reset Outputs Externally Adjustable Pulse Duration

QCPL-7806

Package Cooled:DIPD/C:00+

NOTES: 1. EVB555 boards (revision 1.1/1.2) can be modified by connecting pin 58 (TP112) to pin 78 (DIS) of the TI Flash (IC400). This allows the TI Flash to be disabled and CS[0] to be useable by other devices. TP112 can then be pulled to ground through a 2KΩ resistor. In addition, pin 6 of IC403 (/SGEOF) should be connected to pin 17 of RN303, a spare pullup resistor, to prevent the floating inp...

QCPL-7811

Package Cooled:DIP8D/C:02+

QCPL-7811500

Package Cooled:SOP8D/C:00+

The TS823 and TS824 are equipped with a watchdog input (WDI). If the microprocessor does not produce a valid logic edge at the watchdog input (WDI) within the prescribed watchdog interval (TWD) then a reset asserts. The reset remains asserted for the required reset interval (TD2). Ata the end of the reset interval the reset is deasserted and the watchdog interval timer starts again from zero. If the watchd...

QCPL-7811500

Package Cooled:SOP8D/C:00+

QCPL-7841300

D/C:99/01+

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the LVT16646.

QCPL-7841500

D/C:00/01

QCPM-8833-TR1

Vendor:AVAGOPackage Cooled:QFND/C:06+

In case that the ZC signal disappears for more than 3 seconds, the chip will restart the initialization operation. However, the restart initial time is always 40 seconds and cannot be extended by adding CRST to the RST pin as shown in the Fig.1.

QCPM-8861

Vendor:AGILENTPackage Cooled:08+D/C:200

Edition 09.97 Published by Siemens AG, Bereich Halbleiter, Marketing- Kommunikation, Balanstraße 73, 81541 Mnchen © Siemens AG 1995. All Rights Reserved. Attention please! As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies. The information d...

QCPM-8881

Vendor:AGILENTPackage Cooled:08+D/C:11075

The TPS5140 is a dc/dc controller that incorporates three synchronous-buck controllers and one nonsynchronous 12-V boost converter on one chip to power the voltage rails needed by notebook peripheral components. On-chip high-side and low-side synchronous rectifier drivers are integrated to drive less expensive N-channel power MOSFETs. The nonsynchronous boost converter includes the N channel power MOSFET...

QCPM-8881-TR1

Vendor:AGILENTPackage Cooled:BGAD/C:05+

Notes 1. DC Current Transfer Ratio (CTRCE) is deﬁned as the transistor collector current (ICE) divided by the input LED current (IF) x 100%, at a speciﬁed voltage between the collector and emitter (VCE). 2. The collector base Current Transfer Ratio (CTRCB) is deﬁned as the transistor collector base photocurrent(ICB) divided by the input LED current (IF) time 100%. 3. Referring to F...

QCPM-8883

Vendor:AGILENTPackage Cooled:08+D/C:130

QCPM-8883

Vendor:AGILENTPackage Cooled:08+D/C:130

QCPM-8883-TR1

Vendor:AVAGOPackage Cooled:QFND/C:06+

QCPM-8885

Vendor:AgilentPackage Cooled:QFND/C:2006

Number of channels : 8 Resolution : set 10-bit or 8-bit Conversion time : 6.13 µs (with 16-MHz machine clock, including sampling time) Continuous conversion of multiple linked channels possible (up to 8 channels can be set) One-shot conversion mode : converts selected channel only once Continuous conversion mode : converts selected channel continuously Stop conversion mode : converts selected c...

QCPM-8885

Vendor:AgilentPackage Cooled:QFND/C:2006

QCPM-8885-TR1

Vendor:AVAGOPackage Cooled:DFND/C:06+

Case: SOD-123, Plastic UL Flammability Classification Rating 94V-0 Moisture Sensitivity: Level 1 per J-STD-020A Terminals: Solderable per MIL-STD-202, Method 208 Also Available in Lead Free Plating (Matte Tin Finish). Please See Ordering Information, Note 5, on Page 2 Polarity: Cathode Band Marking: See Below Weight: 0.01 grams (approx.) Ordering Information: See Page 2

QCPM-8885-TR1

Vendor:AVAGOPackage Cooled:DFND/C:06+

QCPM-8893

Vendor:AGIPackage Cooled:QFND/C:NULL

Note 12: For VIN(−) VIN(+) the digital code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Functional Block Diagram) which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than VCC supply. During testing at low VCC levels (e.g., 4.5V), high level analog inputs (e.g., 5V) can cause an input diode to conduct, especially at el...

QCPM-8895

Vendor:AGILENTPackage Cooled:08+D/C:13728

Performance warranty of products offered on this data sheet is limited to the parameters specified. Data is subject to change without notice. Other brand and product names mentioned herein may be trademarks or registered trademarks of their respective owners.

QCPM-8895

Vendor:AGILENTPackage Cooled:08+D/C:13728

QCPM-8895 PM61219

Vendor:AGILENTPackage Cooled:QFND/C:05/06+

QCPM-8895-TR1

Vendor:AGILENTD/C:05+

TTL/CMOS input select control signal for the LVDS LOUT0-LOUT2 outputs. LSEL, DSEL, and LEN are used together to decode the selection and post divider of the LVDS outputs. Internal 25kΩ pull-up. See LVDS Output Post-Divider and Frequency Select Table for proper decoding. The threshold voltage VTH = VCC/2. The default logic is HIGH.

QCPM-9401

The PC87431x incorporates an embedded microcontroller, three System Management Bus (SMBus®) interfaces, a Chassis Management interface, Bi-color LED control, an in- tegrated flash, Fan control, 12 ADC channels, and Digital Input Event and General-Purpose Output pins.

QCRB120NJ

D/C:N/A

With strict priority and/or WFQ transmission scheduling and WRED dropping schemes, the QCRB120NJ provides powerful QoS functions for various multimedia and mission-critical applications. The chip provides 2 transmission priorities (4 priorities for uplink port) and 2 levels of dropping precedence. Each packet is assigned a transmission priority and dropping precedence based on the VLAN priority field in a VLA...

QCRB120NJ

D/C:N/A

QCS310

QCTL-1199

Vendor:AGILENTD/C:DIP

According to Q1A/Q1B, a crystal is connected between the Pins Q2A and Q2B. It is used with the serial resonant frequency of the time-code transmitter (e.g., 60 kHz WWVB, 77.5 kHz DCF or 40 kHz JG2AS). The equiva- lent parallel capacitor of the filter crystal is internally compensated. The value of the compensation is about 0.7 pF.

QD.D8088

Vendor:INTELPackage Cooled:CDIP40D/C:2007+

Notes: 6. For I/O ports, Input Leakage Current (II) includes the 3-state Output Leakage Current. Unused pins are at VCC or GND. 7. This applies in the disabled state only. 8. This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

QD005

Write Operation Status Detection The SST39VF160Q/VF160 provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The end of write detection mode is enabled after the rising edge of WE#, which initiates the internal program or erase ...

QD07256

QD1003

Vendor:ST

Overview This universal DC brushless motor driver IC is designed for various DC motor's applications. This driver IC can be used for double coil DC brushless motor. This driver IC accept the hall IC's output signal and drives the motor coil directly without any other extra transistors.

QD15AL02 REV2

QD15XL09 REV4

QD-1N5814

Vendor:MSC

By combining a conventional thin-film R-2R ladder DAC, a digital offset technique with analog correction and an advanced one-bit DAC using first order noise shaping technique, the PCM67 and PCM69A achieve high resolution, minimal glitch, and low zero-crossing distortion.

QD2004

Vendor:INTELPackage Cooled:DIPD/C:06+

The HCPL-7510 isolated linear current sensing IC family is designed for current sensing in low-power electronic motor drives. In a typical implementation, motor current flows through an external resistor and the resulting analog voltage drop is sensed by the HCPL-7510. An output voltage is created on the other side of the HCPL-7510 optical isolation barrier. This single- ended output voltage is propor...

QD2004

Vendor:INTELPackage Cooled:DIPD/C:06+

QD2004-3

Vendor:INTELPackage Cooled:DIP

(Both segment mode and common mode) ! Supply voltage for LCD drive: 15.0 to 30.0V ! Number of LCD driver outputs: 160 ! Low output impedance ! Low power consumption ! Supply voltage for the logic system: +2.5 to +5.5V ! COMS process ! Package : 190pin TCP (Tape Carrier Package) ! Not designed or rated as radiation hardened

QD2004-3

Vendor:INTELPackage Cooled:DIP

QD211

Vendor:QTCPackage Cooled:SOP-8PD/C:6+

An attenuator from the CONOUT (control output) to the appropriate VCA control port establishes the control sensitivity. Use 200 Ω for the attenuator resistor to ground and choose RCON for the desired sensitivity. Care should be taken to minimize capacitive loads on the control outputs CONOUT. If long lines or capacitive loads are present, it is best to connect the series resistor RCON as closely to ...

QD2114AL-3

Vendor:INTELPackage Cooled:DIPD/C:N/A

24 10/100 Mb and 2 10/100/1000 Mb Ethernet ports High-speed 2.5-Gbps TurboGigTM stacking link 8.9 Mpps (line rate) switching 1-4 Classes of Service (COS); map to 802.1p priority IGMP snooping Integrated (8k) L2 table with auto learning Integrated (2k) L3 table Integrated (256 KB) data packet memory 64- or 128-bit-wide SDRAM support Spanning Tree support per VLAN DiffServ compliant Stacking architectu...

QD2114AL-3

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD2114L-2D1

Vendor:INTELPackage Cooled:DIP

QD2118

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD2118-7

Vendor:INTELPackage Cooled:DIPD/C:82+

*This part may also be used in Pollution Degree 3 environments where the rated mains voltage is 300 V rms (per DIN VDE 0110). **Refer to the front of the optocoupler section of the current catalog for a more detailed description of VDE 0884 and other product safety requirements.

QD2125AL-2

Vendor:INTELPackage Cooled:CDIP-16D/C:00+

Hewlett-Packards HSMS-2850 family of zero bias Schottky detector diodes and the HSMS-2860 family of DC biased detector diodes have been designed and optimized for use from 915 MHz to 5.8 GHz. They are ideal for RF/ID and RF Tag applications requiring small and large signal detection, modula- tion, RF to DC conversion or voltage doubling.

QD2147H

Vendor:INTELPackage Cooled:DIPD/C:N/A

These dual comparators feature high gain, wide bandwidth characteristics. This gives the device oscillation tendencies if the outputs are capacitively coupled to the inputs via stray capacitance. This oscillation manifests itself during output transitions (VOL to VOH). To alleviate this situation, input resistors < 10 kΩ should be used.

QD2147H

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD2147H-1

Vendor:INTELPackage Cooled:CDIP-18D/C:00+

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress ratingonly and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability. * All voltage values ...

QD2147H-1

Vendor:INTELPackage Cooled:CDIP-18D/C:00+

QD2147H-2

Vendor:INTELPackage Cooled:DIPD/C:83+

The LVC11A triple 3-input AND gate is built using advanced dual metal CMOS technology. The LVC11A device provides the 3-input AND function. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environ- ment. The LVC11A has been designed with a 24mA output driver. This driver is capable of driving a moderate to heavy...

QD2147H-2

Vendor:INTELPackage Cooled:DIPD/C:83+

QD2147HL

Package Cooled:DIP/18

Note(READ CYCLE): 1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels 2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given device and from device to device. 3. /WE is high for the read cycle.

QD2148HL

Package Cooled:DIP/18

The TTL parallel I/O interface may be configured as either a FIFO (configurable for depth expansion through external FIFOs) or as a pipeline register extender. The FIFO configura- tions are optimized for transport of time-independent (asyn- chronous) 8- or 10-bit character-oriented data across a link. A Built-In Self-Test (BIST) pattern generator and checker allows for testing of the high-speed serial ...

QD2149H-3

QD27010

Vendor:INTEL

QD27010

Vendor:INTEL

QD27128

Vendor:INTELPackage Cooled:DIPD/C:N/A

Write cycle time Write pulse width Address setup time Address setup time with respect to /W high Chip select setup time Data setup time Data hold time Write recovery time Output disable time from /W low Output disable time from /OE high Output enable time from /W high Output enable time from /OE low

QD27128

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD27128A-20

VDD = 2.5 V to 5.5 V, VREF = 10 V, IOUT2A, IOUT2B = 0 V. All specifications TMIN to TMAX, unless otherwise noted. DC performance measured with OP1177, ac performance with AD9631, unless otherwise noted. Temperature range for Y version is −40C to +125C.

QD27128A-3

QD2716

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD27210-250V05

Vendor:INTELPackage Cooled:DIPD/C:04+

This pin is the system ground for the NCP5008/NCP5009 and carries both the Power and the Digital signals. High quality ground must be provided to avoid spikes and/or uncontrolled operation. Care must be observed to avoid high−density current flow in a limited PCB copper track.

QD27210-250VV05

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD27256-2

Vendor:INTELPackage Cooled:DIPD/C:97+

This 32-bit buffer/driver is built using advanced dual metal CMOS technology. This high-speed, low power device offers bus/backplane interface capability with improved packing density. The device has a flow- through organization for simplifying board layout. The three-state controls operate this device in a Quad-Nibble, Dual-Byte or single 16-bit word mode. All inputs are designed with hysteresis for im...

QD27256-20

Vendor:INTELPackage Cooled:16D/C:83

The SC16C2550B is pin compatible with the ST16C2550. It will power-up to be functionally equivalent to the 16C2450. The SC16C2550B provides enhanced UART functions with 16-byte FIFOs, modem control interface, DMA mode data transfer. The DMA mode data transfer is controlled by the FIFO trigger levels and the TXRDY and RXRDY signals. On-board status registers provide the user with error indications and oper...

QD2725625

Vendor:availPackage Cooled:INTELD/C:04+

Pin Definitions Pinout Tables - CS144 Chip-Scale BGA Package - FG256 Fine-Pitch BGA Package - FG456 Fine-Pitch BGA Package - FG676 Fine-Pitch BGA Package - BG575 Standard BGA Package - BG728 Standard BGA Package - FF896 Flip-Chip Fine-Pitch BGA Package - FF1152 Flip-Chip Fine-Pitch BGA Package - FF1517 Flip-Chip Fine-Pitch BGA Package - BF957Flip-Chip BGA Package

QD2732A

Vendor:AMDPackage Cooled:DIPD/C:N/A

VelociTI is a trademark of Texas Instruments Incorporated. Motorola is a trademark of Motorola, Inc. † IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture. ‡ For more details, see the GLS/GLW BGA package bottom view.

QD2732A

Vendor:AMDPackage Cooled:DIPD/C:N/A

QD27512

Vendor:INTELPackage Cooled:DIPD/C:N/A

Operating free-air temperature, TA−4085C (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to Absolute Maximum Rated conditions for extended periods may af...

QD27512-2

Vendor:13Package Cooled:DIPD/C:N/A

The Texas Instruments (TI) translation voltage-clamp (TVC) family is designed specifically for protecting sensitive I/Os (see Figure 2). The information in this data sheet describes the I/O-protection application of the TVC family and should enable the design engineer to successfully implement an I/O-protection circuit utilizing the TI TVC solution.

QD27512-200

Vendor:INTELPackage Cooled:97+D/C:DIP28

In-system programmable MAX 7000 devicescalled MAX 7000S devicesinclude the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as JTAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4.

QD27512200V05

Vendor:intPackage Cooled:intD/C:dc89

DESCRIPTION Using the latest high voltage MESH OVERLAY™ process, STMicroelectronics has designed an ad- vanced family of power MOSFETs with outstand- ing performances. The new patent pending strip layout coupled with the Companys proprietary edge termination structure, gives the lowest RDS(on) per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switch- ing ch...

QD27512-200V05

QD27512-25

Vendor:INTELPackage Cooled:CDIP28D/C:N/A

f=1KHz,THD=1% Volume=0dB VIN=1Vrms, f=1kHz Volume=0dB VIN=0.25Vrms, f=1kHz Volume=+12dB VIN=2.5Vrms, f=1kHz Volume=-12dB VIN=0.25Vrms, f=1kHz Volume=+12dB , Ach - Bch VIN=2.5Vrms, f=1kHz Volume=-12dB , Ach - Bch f=1KHz, VIN=1Vrms Volume=Mute, A-weighted Volume=0dB, Rg=0,A-weighted f=1KHz,Vo=1Vrms, Volume=0dB, BW:400 C 30kHz

QD2764

Vendor:INTELPackage Cooled:DIPD/C:N/A

The operation mode of the M5M51008C series are determined by a combination of the device control inputs S1,S2,W and OE. Each mode is summarized in the function table. A write cycle is executed whenever the low level W overlaps with the low level S1 and the high level S2. The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on th...

QD2764-20

Vendor:INTELD/C:N/A

The MCP6295 has a Chip Select input (CS) for dual op amps in an 8-pin package. This device is manufactured by cascading the two op amps, with the output of op amp A being connected to the non-inverting input of op amp B. The CS input puts the device in a Low-power mode.

QD2764-3

Vendor:120000Package Cooled:INTELD/C:2005-2006

The ADSP-21991 is a mixed signal DSP controller based on the ADSP-219x DSP Core, suitable for a variety of high performance industrial motor control and signal processing applications that require the combination of a high performance DSP and the mixed signal integration of embedded control peripherals such as analog-to-digital conversion.

QD2764-3

Vendor:120000Package Cooled:INTELD/C:2005-2006

QD2764A-20

Vendor:tiPackage Cooled:dip-28D/C:01+

Luminance bandwidth Chrominance bandwidth (Extended B/w mode) Chrominance bandwidth (Reduced B/w mode) Burst frequency (NTSC) Burst frequency (PAL-B, D,G,H,I) Burst frequency (PAL-N Argentina) Burst cycles (NTSC and PAL-N) Burst cycles ( PAL-B, D, G, H,I) Burst envelope rise / fall time (NTSC ) Burst envelope rise / fall time (PAL-B, D, G, H, I, N) Analog video sync rise / fall time (NTSC) Ana...

QD2764A-3

Vendor:INTELPackage Cooled:DIPD/C:06+

NOTES: 1) Maximum package power dissipation limit must be observed. 2) TLOW = 0 oC, THIGH = 70 oC (AC series); TLOW = -40 oC, THIGH = 85 oC (AB series). 3) If Darlington configuration is not used, care must be taken to avoid deep saturation of output switch. The resulting switch-off time may be adversely affected. In a Darlington configuration the following output driver condition is suggested: Forced &a...

QD2764A-3

Vendor:INTELPackage Cooled:DIPD/C:06+

QD27C010

Vendor:INTELD/C:N/A

QD27C010-150

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD27C256

Vendor:INTELPackage Cooled:DIPD/C:N/A

The 3-wire port consists of three signals, RST , CLK, and DQ. RST is an enable input, DQ is bidirectional serial data, and the CLK input is used to clock in or out the serial data. The advantages of using the 3- wire port are 1) high data transfer rate (2 MHz), 2) simple timing, and 3) no external pullup required.

QD27C256-20

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD27C256-200

Vendor:INTELD/C:08+

The HT86XXX series are 8-bit high performance microcontroller with voice synthesizer and tone genera- tor. The HT86XXX is designed for applications on multi- ple I/Os with sound effects, such as voice and melody. It can provide various sampling rates and beats, tone lev- els, tempos for speech synthesizer and melody genera- tor. It has a single built-in high quality, D/A output. There is an external interrup...

QD27C256-200V10

Vendor:INTELPackage Cooled:DIPD/C:N/A

The M28W320FS and M28W640FS are 32 Mbit (2Mbit x 16) and 64 Mbit (4Mbit x 16) Secure Flash memories. The devices can be erased electrically at block level and programmed in-system on a Word-by-Word basis using a 2.7V to 3.6V VDD supply for the circuitry and a 1.65V to 3.6V VDDQ supply for the Input/Output pins. An optional 12V VPP power supply is provided to speed up custom- er programming. The M28...

QD27C64-20

Notes: 1. Clock on/off latency is defined as the number of rising edges of free running PCICLKs between when the clock disable goes low/high to when the first valid clock comes out of the device. 2. Power-up latency is from when PWR_DWN# goes inactive (HIGH) to when the first valid clocks are driven from the device.

QD2816A

Vendor:87Package Cooled:INTELD/C:N/A

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non−linearly with an increase of peak current in aval...

QD2817

Vendor:INTELPackage Cooled:DIPD/C:N/A

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73152.

QD2817

Vendor:INTELPackage Cooled:DIPD/C:N/A

QD2817A-2

Page: Pages: 15/53 At 10 11 12 13 14 15 16 17 18 19 20 Under 10

New Part Number

Home | About Us | Link | Contact | Website map